
ETX

ETX-NR667

User's Manual



Manual Revision: 2.31

Revision Date: January 3, 2012

Part Number: 50-1J014-1050

ADLINK TECHNOLOGY INC.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Revision History

Revision	Date	Change(s)
2.00	2008/02/29	Initial Release
2.10	2008/06/27	Correct SMBus Resources Add Signal Descriptions Adjust layout
2.20	2008/08/20	Major update to BIOS section
2.21	2008/11/12	Correct Signal Descriptions, correct BIOS grammar
2.30	2009/01/19	Update specifications to A3 board version (change to ALC 262 codec, remove onboard POST code LEDs)
2.31	2012/01/03	Update LVDS and LAN PHY specification

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Table of Contents

Preface 5

1 Introduction 7
- 1.1 Description 7

2 Specifications 8
- 2.1 General 8
- 2.2 Video 8
- 2.3 Audio 9
- 2.4 LAN 9
- 2.5 Multi I/O 9
- 2.6 Super I/O 9
- 2.7 Mechanical and Environment 9
- 2.8 Power Consumption 10

3 Function Diagram 12

4 Mechanical Dimensions 13

5 Watchdog Timer (WDT) 14

6 Pin-out and Signal Descriptions 17
- 6.1 Connector Locations 17
- 6.2 Pin Compatibility 17
- 6.3 Pin Definitions 18
- 6.4 Signal Descriptions 23

7 System Resources 32
- 7.1 System Memory Map 32
- 7.2 Direct Memory Access Channels 32
- 7.3 I/O Address Map 33
- 7.4 Interrupt Request (IRQ) Lines 35
- 7.5 PCI Configuration Space Map 36
- 7.6 PCI Interrupt Routing Map 37
- 7.7 System Management Bus (I2C-compatible) 37

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8 BIOS Setup Utility 38
8.1 Starting the BIOS 38
8.2 Main Setup 42
8.3 Advanced BIOS Setup 43
8.4 Power Management 60
8.5 Boot Setup 65
8.6 Security Setup 68
8.7 Exit Menu 71

9 BIOS Checkpoints, Beep Codes 73
9.1 Bootblock Initialization Code Checkpoints 74
9.2 Bootblock Recovery Code Checkpoints 75
9.3 POST Code Checkpoints 76
9.4 OEM POST Error Checkpoints 78
9.5 DIM Code Checkpoints 78
9.6 ACPI Runtime Checkpoints 79
9.7 Boot Block Beep Codes 80
9.8 POST BIOS Beep Codes 80
9.9 Troubleshooting POST BIOS Beep Codes 81

Appendix A: Heatspreaders and Heatsinks 82
A.1 Carrier Board ETX connecter heights (Hirose FX8/FX8C Receptacles) 82
A.2 Heatspreader Introduction 83
A.3 Mounting procedures 85
A.4 Standoff types 86
A.5 Heatspreader Dimensions for HTS-NR667-B (threaded standoffs) 87
A.6 Heatspreader Dimensions for HTS-NR667-BT (through-hole standoffs) 88
A.7 THSF-NR667 Series: High Performance Heatsink with Fan 89
A.8 THS-NR667 Series: Low Profile Heatsinks 90
A.9 Dimensions for THS-NR667 Series 91

Important Safety Instructions 94

Getting Service 96

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Preface

Copyright 2009-12 ADLINK Technology, Inc.

This document contains proprietary information protected by copyright. All rights are reserved. No part of this manual may be reproduced by any mechanical, electronic, or other means in any form without prior written permission of the manufacturer.

Disclaimer

The information in this document is subject to change without prior notice in order to improve reliability, design, and function and does not represent a commitment on the part of the manufacturer.

In no event will the manufacturer be liable for direct, indirect, special, incidental, or consequential damages arising out of the use or inability to use the product or documentation, even if advised of the possibility of such damages.

Environmental Responsibility

ADLINK is committed to fulfill its social responsibility to global environmental preservation through compliance with the European Union's Restriction of Hazardous Substances (RoHS) directive and Waste Electrical and Electronic Equipment (WEEE) directive. Environmental protection is a top priority for ADLINK. We have enforced measures to ensure that our products, manufacturing processes, components, and raw materials have as little impact on the environment as possible. When products are at their end of life, our customers are encouraged to dispose of them in accordance with the product disposal and/or recovery programs prescribed by their nation or company.

Trademarks

AMIBIOS®8 is a registered trademark of American Megatrends, Inc. ETX® is a registered trademark of Kontron Embedded Modules GmbH.

Product names mentioned herein are used for identification purposes only and may be trademarks and/or registered trademarks of their respective companies.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Conventions

Take note of the following conventions used throughout this manual to make sure that users perform certain tasks and instructions properly.



Additional information, aids, and tips that help users perform tasks.



Information to prevent *mino*r physical injury, component damage, data loss, and/or program corruption when trying to complete a task.



Information to prevent *serious* physical injury, component damage, data loss, and/or program corruption when trying to complete a specific task.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

1 Introduction

1.1 Description

ETX-NR667 is an ETX v3.02 compliant module specially designed to facilitate speedy development of semi custom designs. ETX is an open standard that targets embedded OEM projects. An ETX core combined with a custom made carrier board represents a value solution that allows OEM customers to get to the market fast. The new ETX v3.02 specification adds SATA support to ETX in the form of two connectors on the module itself, allowing the ETX module 100% board-to-board interface compatible with baseboards made under the earlier ETX v2.xx specification.

The ETX-NR667 combines a Celeron M, Core Duo, or Core 2 Duo CPU with a Intel 945GME/ICH7M chipset.

The Intel 945GME includes a VGA controller that supports CRT VGA and optional TV-out functionality. The chipset's SDVO provides 18/24-bit dual channel LVDS support.

Furthermore, the module offers dual-port SATA and an EIDE controller supporting both PIO and UDMA modes, four USB ports, two serial ports, one parallel port (SPP/ECP/EPP) shared with FDD, one PS/2 keyboard/mouse interface, AC'97 audio interface, and power management functionality. Additionally onboard is an 10/100Base-T Ethernet port, and an HD Audio Codec.

The ETX-NR667 supports embedded features such as RS-232 console redirection, CMOS EEPROM backup for BIOS settings for battery-less operation and PXE (boot over LAN), operation over battery power, and extended power modes such as S0, S3, S4, and S5.

ETX-NR667 is an RoHS compliant and lead-free product.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

2 Specifications

2.1 General

- CPU (BGA Type):

  Merom Core
  Intel Core 2 Duo L7400 LV 1.5 GHz with 4 -MByte L2 cache, 17 W (Low Voltage)
  Intel Core 2 Duo U7500 ULV 1.06 GHz with 2 -MByte L2 cache, 10 W (Ultra Low Voltage)

  Yonah Core
  Intel Core Duo L2400 1.66 GHz with 2-MByte L2 cache LV 15 W (Low Voltage)
  Intel Celeron M 440 1.86 GHz, with 1-MByte L2 cache 27 W
  Intel Celeron M 423 ULV 1.06 GHz, with 1-MByte L2 cache 5.5 W (Ultra Low Voltage)

- Memory: single SO-DIMM socket memory, for max 2 GB of non-ECC, unbuffered, 533/667 MHz DDR2 memory
- Chipset: Intel 945GME Express Graphic Memory Controller Hub and Intel I/O Controller Hub 7 Mobile (ICH7-M)
- L2 Cache: 1 MB (Celeron M), 2/4 MB (Core 2 Duo)
- BIOS: AMIBIOS8 with CMOS backup feature
- OS Support: Windows XP, Windows Vista, Windows XPe, WinCE 6.0, Linux.
- Hardware Monitor: supply voltages and CPU temperature
- Watchdog Timer: programmable timer ranges to generate RESET
- Expansion Busses:

  - 32-bit PCI 2.3 Masters at 33 MHz
  - ISA 16-bit
  - SMBus/I2C

2.2 Video

- Chipset: 945GME GMCH integrated chipset supports dual independent displays
- VGA Interface: analog support up to 2048 x 1536 resolution
- LVDS Interface: dual channel 18/24-bit from SDVO
- TV-out (optional): NTSC/PAL up to 1024 x 768 resolution, HDTV 480p/720p/1080i/1080p modes support (without Macrovision)

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

2.3 Audio

- Chipset: integrated in Intel I/O Controller Hub 7 Mobile (ICH7M)
- Audio Codec: Realtek ALC 262 HDA compatible

2.4 LAN

- Chipset: PCIe x1 Realtek RTL8111C
- Interface: 10/100 Mbps with Wake-on-LAN and Alert on LAN support

2.5 Multi I/O

- IDE (PATA): dual channel IDE with UDMA 33 support
- SATA: two-port SATA 3 Gb/s support with connectors on module
- USB: supports up to four ports v. 2.0

2.6 Super I/O


- Chipset: W83627HG
- Serial: two high speed RS-232C ports (COM1/COM2)
- IrDA: supports SIR IrDA 1.1 compliant
- Parallel: SPP, EPP, and ECP mode (pin out shared with FDD)
- FDD: one drive (pin out shared with LPT)
- Keyboard & Mouse: one PS/2 keyboard and one PS/2 mouse

2.7 Mechanical and Environment

- Standard Operating Temperature: 0°C to 60°C
- Storage Temperature: -40°C to 80°C
- Operating Humidity: 5% to 90% Non condensing
- ETX Compatibility: ETX Specification 3.02 (SATA connectors on module)

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

2.8 Power Consumption



- Input Power: AT mode and ATX mode
- Power Management: ACPI 3.0 compliant with battery support
- Power States: supports S0, S1, S3, S4, S5

	Core 2 Duo U7500, 533MHz		Core 2 Duo L7400, 667MHz		Core Duo T2500, 667MHz	
	+5V	Total	+5V	Total	+5V	Total
DOS						
Current (A)	2.92A	2.92A	3.62A	3.62A	5.28A	5.28A
Watts (W)	14.6W	14.6W	18.1W	18.1W	26.4W	26.4W
Linux, Idle						
Current (A)	2.65A	2.65A	2.41A	2.41A	3.92A	3.92A
Watts (W)	13.25W	13.25W	12.05W	12.05W	19.6W	19.6W
Windows XP, Idle						
Current (A)	2.69A	2.69A	3.12A	3.12A	3.91A	3.91A
Watts (W)	13.45W	13.45W	15.6W	15.6W	19.55W	19.55W
Windows XP, CPU 100% Usage						
Current (A)	3.98A	3.98A	5.36A	5.36A	9.48A	9.48A
Watts (W)	19.9W	19.9W	26.8W	26.8W	47.4W	47.4W
Windows XP, Standby						
Current (A)	1.97A	1.97A	2.21A	2.21A	2.08A	2.08A
Watts (W)	9.85W	9.85W	11.05W	11.05W	10.4W	10.4W
Windows XP, Supend-to-RAM (S3)						
Current (A)	141.9mA	141.9mA	143.7mA	143.7mA	138.6mA	138.6mA
Watts (W)	0.7095W	0.7095W	0.7185W	0.7185W	0.68A	0.68A


LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Power Consumption (cont'd):

	Core Duo L2400, 667MHz		Celeron M 440, 533MHz		Celeron M 423, 533MHz	
	+5V	Total	+5V	Total	+5V	Total
DOS						
Current (A)	3.45A	3.45A	4.25A	4.25A	2.85A	2.85A
Watts (W)	17.25W	17.25W	21.25W	21.25W	14.25W	14.25W
Linux, Idle						
Current (A)	2.76A	2.76A	3.45A	3.45A	2.48A	2.48A
Watts (W)	13.8W	13.8W	17.25W	17.25W	12.4W	12.4W
Windows XP, Idle						
Current (A)	2.81A	2.81A	3.64A	3.64A	2.6A	2.6A
Watts (W)	14.05W	14.05W	18.2W	18.2W	13W	13W
Windows XP, CPU 100% Usage						
Current (A)	5.12A	5.12A	4.9A	4.9A	3.23A	3.23A
Watts (W)	25.6W	25.6W	24.5W	24.5W	16.15W	16.15W
Windows XP, Standby						
Current (A)	2.05A	2.05A	3.05A	3.05A	1.93A	1.93A
Watts (W)	10.4W	10.4W	15.25W	15.25W	9.65W	9.65W
Windows XP, Supend-to-RAM (S3)						
Current (A)	134.5mA	134.5mA	142.9mA	149.9mA	139.5mA	139.5mA
Watts (W)	0.6725W	0.6275W	0.7145W	0.7145W	0.6975W	0.6975W


LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

3 Function Diagram



LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

4 Mechanical Dimensions



All tolerances ± 0.2 mm

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

5 Watchdog Timer (WDT)

ETX-NR667 implements a watchdog timer (WDT) embedded in the LPC based Winbond 83627HG Super I/O controller.

The watchdog timer consists of a one-second/minute resolution counter (CRF6 of logical device 8 on 83627HG) and two watchdog control registers (CRF5 and CRF7 of logical device 8). Once a value is set in the WDT, the timer begins to count down.

Any movement in the keyboard, mouse, or software reset of the value will cause a reload of the timer value. The watchdog output is connected to "reset". When the system hangs up without software re-trigger, the system will be reset.

The watchdog timer has a one second granularity up to 255 seconds or a one minute granularity up to 255 minutes. The keyboard and mouse will only reset the WDT if bit 7 and 6 of CRF7 is set, i.e. values greater than C0h or 192 decimal.

To configure the registers, the following sequence should be followed :

1. Writing 87h to location 2Eh twice to enter the extended function mode
2. Configure the registers to set up the WDT
3. Writing 0AAh to location 2Eh to exit the extended function mode

The example shown on the following pages resets the system after 15 seconds. Both keyboard and mouse interrupts will reload the WDT from CRF6.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

```
begin :

;-----------------------------------------------------;
Enter the extend function mode, interrupt double-write
;-----------------------------------------------------

   mov     dx,2eh
   mov     al,87h
   out     dx,al
   out     dx,al
   mov     dx,2eh
   mov     al,2bh      ; CR2B,  bit4-> 0 = WDTO
                       ; bit4-> 1 = GP24
   out     dx,al
   mov     dx,2fh
   mov     al,0c0h
   out     dx,al

   mov     dx,2eh
   mov     al,07h
   out     dx,al
   mov     dx,2fh
   mov     al,08h      ;device 8
   out     dx,al

   mov     dx,2eh
   mov     al,30h
   out     dx,al
   mov     dx,2fh
   mov     al,01h      ;enable device 8
   out     dx,al

   mov     dx,2eh
   mov     al,07h
   out     dx,al
   mov     dx,2fh
   mov     al,08h      ;device 8
   out     dx,al

   mov     dx,2eh
   mov     al,0f7h
   out     dx,al       ;device 8,CRF7
   mov     dx,2fh
   mov     al,0c0h
   out     dx,al
```

Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

```
   mov     dx,2eh
   mov     al,07h
   out     dx,al
   mov     dx,2fh
   mov     al,08h
   out     dx,al           ;device 8

   mov     dx,2eh
   mov     al,0f5h         ;device 8, CRF5
   out     dx,al
   mov     dx,2fh
   mov     al,00h          ;bit3 -> 0 = second
                           ;bit3 -> 1 = minute
   out     dx,al

   mov     dx,2eh
   mov     al,07h
   out     dx,al
   mov     dx,2fh
   mov     al,08h
   out     dx,al           ;device 8
   mov     dx,2eh
   mov     al,0f6h         ;device 8, CRF6
   out     dx,al
   mov     dx,2fh
   mov     al,0fh
   out     dx,al

;-------------------------------------
; Exit extend function mode
;-------------------------------------

   mov     dx,2eh
   mov     al,0aah
   out     dx,al


.exit

end
```

Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

6 Pin-out and Signal Descriptions

6.1 Connector Locations



6.2 Pin Compatibility


All pins on X1, X2, X3, and X4 of the ETX-NR667 comply with pin and signal descriptions used in the ETX Specification version 3.02". This document contains a description of pins, signal descriptions, and mechanical characteristics of the ETX form factor.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

6.3 Pin Definitions

X1: PCI-bus, USB, & Audio

X1



Pin	Signal	Pin	Signal
1	GND	2	GND
3	PCICLK3	4	PCICLK4
5	GND	6	GND
7	PCICLK1	8	PCICLK2
9	REQ3#	10	GNT3#
11	GNT2#	12	3V[1]
13	REQ2#	14	GNT1#
15	REQ1#	16	3V[1]
17	GNT0#	18	RSV
19	5VCC	20	5VCC
21	SERIRQ	22	REQ0#
23	AD0	24	3V[1]
25	AD1	26	AD2
27	AD4	28	AD3
29	AD6	30	AD5
31	CBE0#	32	AD7
33	AD8	34	AD9
35	GND	36	GND
37	AD10	38	AUXAL
39	AD11	40	MIC
41	AD12	42	AUXAR
43	AD13	44	ASVCC
45	AD14	46	SDNL
47	AD15	48	ASSGND
49	CBE1#	50	SNDR

Pin	Signal	Pin	Signal
51	5VCC	52	5VCC
53	PAR	54	SERR#
55	GPERR	56	RSV
57	PME#	58	USB2-
59	LOCK#	60	DEVSEL#
61	TRDY#	62	USB3-
63	IRDY#	64	STOP#
65	FRAME#	66	USB2+
67	GND	68	GND
69	AD16	70	CBE2#
71	AD17	72	USB3+
73	AD19	74	AD18
75	AD20	76	USB0N
77	AD22	78	AD21
79	AD23	80	USB1-
81	AD24	82	CBE3#
83	5VCC	84	5VCC
85	AD25	86	AD26
87	AD28	88	USB0+
89	AD27	90	AD29
91	AD30	92	USB1+
93	PCIRST#	94	AD31
95	INTC#	96	INTD#
97	INTA#	98	INTB#
99	GND	100	GND


NOTE: The 3V (3.3 V ±5%) is generated onboard. Pins may be used to power devices on the carrier board up to a maximum load of 500 mA.

CAUTION: Do not connect the 3V pin to external 3.3V supply power.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

X2: ISA Bus

X2



Pin	Signal	Pin	Signal
1	GND	2	GND
3	SD14	4	SD15
5	SD13	6	MASTER#
7	SD12	8	DREQ7
9	SD11	10	DACK7#
11	SD10	12	DREQ6
13	SD9	14	DACK6#
15	SD8	16	DREQ5
17	MEMW#	18	DACK5#
19	MEMR#	20	DREQ0
21	LA17	22	DACK0#
23	LA18	24	IRQ14
25	LA19	26	IRQ15
27	LA20	28	IRQ12[1]
29	LA21	30	IRQ11
31	LA22	32	IRQ10
33	LA23	34	IO16#
35	GND	36	GND
37	SBHE#	38	M16#
39	SA0	40	OSC
41	SA1	42	BALE
43	SA2	44	TC
45	SA3	46	DACK2#
47	SA4	48	IRQ3
49	SA5	50	IRQ4

Pin	Signal	Pin	Signal
51	5VCC	52	5VCC
53	SA6	54	IRQ5
55	SA7	56	IRQ6
57	SA8	58	IRQ7
59	SA9	60	SYSCLK
61	SA10	62	REFSH#
63	SA11	64	DREQ1
65	SA12	66	DACK1#
67	GND	68	GND
69	SA13	70	DREQ3
71	SA14	72	DACK3#
73	SA15	74	IOR#
75	SA16	76	IOW#
77	SA18	78	SA17
79	SA19	80	SMEMR#
81	IOCHRDY	82	AEN
83	5VCC	84	5VCC
85	SD0	86	SMEMW#
87	SD2	88	SD1
89	SD3	90	NOWS#
91	DREQ2	92	SD4
93	SD5	94	IRQ9
95	SD6	96	SD7
97	IOCHK#	98	RSTDRV
99	GND	100	GND


NOTE:

[1]IRQ12 is reserved for a PS/2 mouse.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

X3: CRT, LCD (LVDS), & Video

X3



Pin	Signal	Pin	Signal
1	GND	2	GND
3	R	4	B
5	HSY	6	G
7	VSY	8	DDCK
9	NC	10	DDDA
11	LCD16	12	LCD18
13	LCD17	14	LCD19
15	GND	16	GND
17	LCD13	18	LCD15
19	LCD12	20	LCD14
21	GND	22	GND
23	LCD8	24	LCD11
25	LCD9	26	LCD10
27	GND	28	GND
29	LCD4	30	LCD7
31	LCD5	32	LCD6
33	GND	34	GND
35	LCD1	36	LCD3
37	LCD0	38	LCD2
39	5VCC	40	5VCC
41	JILI_SDA	42	LTGO0
43	JILI_SCL	44	BLON#
45	NC	46	DIGON
47	COMP	48	Y
49	NC	50	C

First LVDS Channel

Signal	LVDS Signal
LCD0	Txout 0-
LCD1	Txout 0+
LCD2	Txout 1-
LCD3	Txout 1+
LCD4	Txout 2-
LCD5	Txout 2+
LCD6	Txclk -
LCD7	Txclk +
LCD8	Txout 3-
LCD9	Txout 3+


Second LVDS Channel

Signal	LVDS Signal
LCD10	Txout 0-
LCD11	Txout 0+
LCD12	Txout 1-
LCD13	Txout 1+
LCD14	Txout 2-
LCD15	Txout 2+
LCD16	Txclk -
LCD17	Txclk +
LCD18	Txout 3-
LCD19	Txout 3+

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

X3: COM1/2, LPT1 or FDD, IrDA, Mouse, & Keyboard

X3



The pinout on the X3 connector for parallel-port interfaces can alternatively be assigned as a floppy disk drive interface in the BIOS (see Sec. 8.3.4, Super IO Configuration). Alternative pinouts for the two interfaces are shown in the tables below. The left table shows the standard functions of the pins in parallel port mode and the he right table shows the alternate function pinout in floppy disk drive mode.

LPT Mode

Pin	Signal	Pin	Signal
51	LPT/FLPY#	52	RESERVED
53	5VCC	54	GND
55	STB#	56	AFD#
57	RESERVED	58	PD7
59	IRRX	60	ERR#
61	IRTX	62	PD6
63	RXD2	64	INIT#
65	GND	66	GND
67	RTS2#	68	PD5
69	DTR2#	70	SLIN#
71	DCD2#	72	PD4
73	DSR2#	74	PD3
75	CTS2#	76	PD2
77	TXD2	78	PD1
79	RI2#	80	PD0
81	5VCC	82	5VCC
83	RXD1	84	ACK#
85	RTS1#	86	BUSY
87	DTR1#	88	PE
89	DCD1#	90	SLCT#
91	DSR1#	92	MSCLK
93	CTS1#	94	MSDAT
95	TXD1	96	KBCLK
97	RI1#	98	KBDAT
99	GND	100	GND


FDD Mode

Pin	Signal	Pin	Signal
51	LPT/FLPY#	52	RESERVED
53	5VCC	54	GND
55	RESERVED	56	DENSEL
57	RESERVED	58	RESERVED
59	IRRX	60	HDSEL#
61	IRTX	62	RESERVED
63	RXD2	64	DIR#
65	GND	66	GND
67	RTS2#	68	RESERVED
69	DTR2#	70	STEP#
71	DCD2#	72	DSKCHG#
73	DSR2#	74	RDATA#
75	CTS2#	76	WP#
77	TXD2	78	TRK0#
79	RI2#	80	INDEX#
81	5VCC	82	5VCC
83	RXD1	84	DRV
85	RTS1#	86	MOT
87	DTR1#	88	WDATA#
89	DCD1#	90	WGATE#
91	DSR1#	92	MSCLK
93	CTS1#	94	MSDAT
95	TXD1	96	KBCLK
97	RI1#	98	KBDAT
99	GND	100	GND

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

X4: IDE1, IDE2, Ethernet, & Miscellaneous

X4



Pin	Signal	Pin	Signal
1	GND	2	GND
3	5V_SB	4	PWGIN
5	PS_ON	6	SPEAKER
7	PWRBTN#	8	BATT
9	KBINH	10	LILED#
11	RSMRST#[1]	12	ACTLED#
13	ROMKBCS#[2]	14	SPDLED#
15	EXT_PRG[2]	16	I2CLK[3]
17	5VCC	18	5VCC
19	OVCR#	20	NC
21	EXTSMI#	22	I2DAT[3]
23	SMBCLK[3]	24	SMBDATA[3]
25	S_CS3#	26	SMBALRT#
27	S_CS1#	28	NC
29	S_A2	30	P_CS3#
31	S_A0	32	P_CS1#
33	GND	34	GND
35	PDIAG_S	36	P_A2
37	S_A1	38	P_A0
39	S_INTRQ	40	P_A1
41	BATLOW#[2]	42	GPE1#[2]
43	S_AK#	44	P_INTRQ
45	S_RDY	46	P_AK#
47	S_IOR#	48	P_RDY
49	5VCC	50	5VCC

Pin	Signal	Pin	Signal
51	S_IOW#	52	P_IOR#
53	S_DRQ	54	P_IOW#
55	S_D15	56	P_DRQ
57	S_D0	58	P_D15
59	S_D14	60	P_D0
61	S_D1	62	P_D14
63	S_D13	64	P_D1
65	GND	66	GND
67	S_D2	68	P_D13
69	S_D12	70	P_D2
71	S_D3	72	P_D12
73	S_D11	74	P_D3
75	S_D4	76	P_D11
77	S_D10	78	P_D4
79	S_D5	80	P_D10
81	5VCC	82	5VCC
83	S_D9	84	P_D5
85	S_D6	86	P_D9
87	S_D8	88	P_D6
89	GPE2#[2]	90	CBLID_P#
91	RXD#	92	P_D8
93	RXD	94	S_D7
95	TXD#	96	P_D7
97	TXD	98	HDRST#
99	GND	100	GND

NOTE:

[1]May be affected by external circuitry to reset the power management logic of the ETX module. Most designs do not use and pin is not connected.

[2]Reserved, do not connect

[3]See also: section 7.7 System Management Bus (I2C-compatible)

[4]Available, but not supported on the ETX-NR667

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

6.4 Signal Descriptions

X1

Pin	Signal	Description	Type	PU/PD	Comment
1	GND	Ground	PWR	-	-
2	GND	Ground	PWR	-	-
3	PCICLK3	PCI Clock Slot 3	O-3,3	-	-
4	PCICLK4	PCI Clock Slot 4	O-3,3	-	-
5	GND	Ground	PWR	-	-
6	GND	Ground	PWR	-	-
7	PCICLK1	PCI Clock Slot 1	O-3,3	-	-
8	PCICLK2	PCI Clock Slot 2	O-3,3	-	-
9	REQ3#	PCI Bus Request 3	I-3,3	PU 8k2 3,3V	-
10	GNT3#	PCI Bus Grant 3	O-3,3	-	int. PU 20k 3,3V
11	GNT2#	PCI Bus Grant 2	O-3,3	-	int. PU 20k 3,3V
12	3V	Power +3,3V	PWR	-	-
13	REQ2#	PCI Bus Request 2	I-3,3	PU 8k2 3,3V	-
14	GNT1#	PCI Bus Grant 1	O-3,3	-	int. PU 20k 3,3V
15	REQ1#	PCI Bus Request 1	I-3,3	PU 8k2 3,3V	-
16	3V	Power +3,3V	PWR	-	-
17	GNT0#	PCI Bus Grant 0	O-3,3	-	int. PU 20k 3,3V
18	RSVD	-	NC	-	Reserved
19	5VCC	Power +5V	PWR	-	-
20	5VCC	Power +5V	PWR	-	-
21	SERIRQ	Serial Interrupt Reqest	IO-3,3	PU 8k2 3,3V	-
22	REQ0#	PCI Bus Request 0	I-3,3	PU 8k2 3,3V	-
23	AD0	PCI Adress & Data Bus line	IO-3,3	-	
24	3V	Power +3,3V	PWR	-	-
25	AD1	PCI Adress & Data Bus line	IO-3,3	-	-
26	AD2	PCI Adress & Data Bus line	IO-3,3	-	-
27	AD4	PCI Adress & Data Bus line	IO-3,3	-	-
28	AD3	PCI Adress & Data Bus line	IO-3,3	-	-
29	AD6	PCI Adress & Data Bus line	IO-3,3	-	-
30	AD5	PCI Adress & Data Bus line	IO-3,3	-	-
31	CBE0#	PCI Bus Command and Byte enables 0	IO-3,3	-	-
32	AD7	PCI Adress & Data Bus line	IO-3,3	-	-
33	AD8	PCI Adress & Data Bus line	IO-3,3	-	-
34	AD9	PCI Adress & Data Bus line	IO-3,3	-	-
35	GND	Ground	PWR	-	-
36	GND	Ground	PWR	-	-
37	AD10	PCI Adress & Data Bus line	IO-3,3	-	-
38	AUXAL	Auxiliary Line Input Left	I		
39	AD11	PCI Adress & Data Bus line	IO-3,3	-	-
40	MIC	Microphone Input	I	-	-
41	AD12	PCI Adress & Data Bus line	IO-3,3	-	-
42	AUXAR	Auxiliary Line Input Right	I		
43	AD13	PCI Adress & Data Bus line	IO-3,3	-	-
44	ASVCC	Analog Supply of Sound Controller	O-5	-	-
45	AD14	PCI Adress & Data Bus line	IO-3,3	-	-
46	SNDL	Audio Out Left	O	-	-
47	AD15	PCI Adress & Data Bus line	IO-3,3	-	-
48	ASGND	Analog Ground of Sound Controller	P	-	-
49	CBE1#	PCI Bus Command and Byte enables 1	IO-3,3	-	-
50	SNDR	Audio Out Right	O	-	-

Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Signal Descriptions (cont'd)

X1

Pin	Signal	Description	Type	PU/PD	Comment
51	5VCC	Power +5V	PWR		
52	5VCC	Power +5V	PWR		
53	PAR	PCI Bus Parity	IO-3,3		
54	SERR#	PCI Bus System Error	IO-3,3	PU 8k2 3,3V	
55	GPERR#	PCI Bus Grant Error	IO-3,3	PU 8k2 3,3V	
56	RSV	-	NC		Reserved
57	PME#	PCI Power Management Event	IO-3,3		int. PU 20k 3,3V
58	USB2N	USB Data- Port2	I/O - DP		int. PD 15k
59	LOCK#	PCI Bus Lock	IO-3,3	PU 8k2 3,3V	
60	DEVSEL#	PCI Bus Device Select	IO-3,3	PU 8k2 3,3V	
61	TRDY#	PIC Bus Target Ready	IO-3,3	PU 8k2 3,3V	
62	USB3N	USB Data- Port3	I/O - DP		int. PD 15k
63	IRDY#	PCI Bus Initiator Ready	IO-3,3	PU 8k2 3,3V	
64	STOP#	PCI Bus Stop	IO-3,3	PU 8k2 3,3V	
65	FRAME#	PCI Bus Cycle Frame	IO-3,3	PU 8k2 3,3V	
66	USB2P	USB Data+ Port2	I/O - DP		int. PD 15k
67	GND	Ground	PWR		
68	GND	Ground	PWR		
69	AD16	PCI Adress & Data Bus line	IO-3,3		
70	CBE2#	PCI Bus Command and Byte enables 2	IO-3,3		
71	AD17	PCI Adress & Data Bus line	IO-3,3		
72	USB3P	USB Data+ Port3	I/O - DP		int. PD 15k
73	AD19	PCI Adress & Data Bus line	IO-3,3		
74	AD18	PCI Adress & Data Bus line	IO-3,3		
75	AD20	PCI Adress & Data Bus line	IO-3,3		
76	USB0N	USB Data- Port0	I/O - DP		int. PD 15k
77	AD22	PCI Adress & Data Bus line	IO-3,3		
78	AD21	PCI Adress & Data Bus line	IO-3,3		
79	AD23	PCI Adress & Data Bus line	IO-3,3		
80	USB1N	USB Data- Port1	I/O - DP		int. PD 15k
81	AD24	PCI Adress & Data Bus line	IO-3,3		
82	CBE3#	PCI Bus Command and Byte enables 3	IO-3,3		
83	5VCC	Power +5V	PWR		
84	5VCC	Power +5V	PWR		
85	AD25	PCI Adress & Data Bus line	IO-3,3		
86	AD26	PCI Adress & Data Bus line	IO-3,3		
87	AD28	PCI Adress & Data Bus line	IO-3,3		
88	USB0P	USB Data+ Port0	I/O - DP		int. PD 15k
89	AD27	PCI Adress & Data Bus line	IO-3,3		
90	AD29	PCI Adress & Data Bus line	IO-3,3		
91	AD30	PCI Adress & Data Bus line	IO-3,3		
92	USB1P	USB Data+ Port1	I/O - DP		int. PD 15k
93	PCIRST#	PCI Bus Reset	O-3,3		
94	AD31	PCI Adress & Data Bus line	IO-3,3		
95	INTC#	PCI BUS Interrupt Reauest C	I-3,3	PU 8k2 3,3V	
96	INTD#	PCI BUS Interrupt Reauest D	I-3,3	PU 8k2 3,3V	
97	INTA#	PCI BUS Interrupt Reauest A	I-3,3	PU 8k2 3,3V	
98	INTB#	PCI BUS Interrupt Reauest B	I-3,3	PU 8k2 3,3V	
99	GND	Ground	PWR		
100	GND	Ground	PWR		

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Signal Descriptions (cont'd)

X2

Pin	Signal	Description	Type	PU/PD	Comment
1	GND	Ground	PWR	-	-
2	GND	Ground	PWR	-	-
3	SD14	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
4	SD15	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
5	SD13	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
6	MASTER#	ISA 16-Bit Master	I-5	PU 330R 5V	int. PU 50k 5V in
7	SD12	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
8	DREQ7	ISA DMA Request 7	I-5	PU 4k7 5V	int. PD 50k
9	SD11	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
10	DACK7#	ISA DMA Acknowledge 7	IO-5	PU 4k7 5V	int. PU 50k 5V in
11	SD10	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
12	DREQ6	ISA DMA Request 6	I-5	PU 4k7 5V	int. PD 50k
13	SD9	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
14	DACK6#	ISA DMA Acknowledge 6	IO-5	PU 4k7 5V	int. PU 50k 5V in
15	SD8	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
16	DREQ5	ISA DMA Request 5	I-5	PU 4k7 5V	int. PD 50k
17	MEMW#	ISA Memory Write	IO-5	PU 4k7 5V	int. PU 50k 5V in
18	DACK5#	ISA DMA Acknowledge 5	IO-5	PU 4k7 5V	int. PU 50k 5V in
19	MEMR#	ISA Memory Read	IO-5	PU 4k7 5V	int. PU 50k 5V in
20	DREQ0	ISA DMA Request 0	I-5	PU 4k7 5V	int. PD 50k
21	LA17	ISA Address Bus (SA17)	O-5	PU 4k7 5V	-
22	DACK0#	ISA DMA Acknowledge 0	IO-5	PU 4k7 5V	int. PU 50k 5V in
23	LA18	ISA Address Bus (SA18)	O-5	PU 4k7 5V	-
24	IRQ14	ISA Interrupt Request 14 / ROMChip Select	IO-5	PU 4k7 5V	int. PU 50k 5V in
25	LA19	ISA Address Bus (SA19)	O-5	PU 4k7 5V	-
26	IRQ15	ISA Interrupt Request 15	IO-5	PU 4k7 5V	int. PU 50k 5V in
27	LA20	ISA Address Bus (SA20)	O-5	PU 4k7 5V	-
28	IRQ12	ISA Interrupt Request 12	IO-5	PU 4k7 5V	int. PU 50k 5V in
29	LA21	ISA Address Bus (SA21)	O-5	PU 4k7 5V	-
30	IRQ11	ISA Interrupt Request 11	IO-5	PU 4k7 5V	int. PU 50k 5V in
31	LA22	ISA Address Bus (SA22)	O-5	PU 4k7 5V	-
32	IRQ10	ISA Interrupt Request 10	IO-5	PU 4k7 5V	int. PU 50k 5V in
33	LA23	ISA Address Bus (SA23)	O-5	PU 4k7 5V	
34	IO16#	ISA 16-Bit I/O Access	I-5	PU 330R 5V	int. PU 50k 5V in
35	GND	Ground	PWR	-	-
36	GND	Ground	PWR	-	-
37	SBHE#	ISA System Byte High Enable	IO-5	PU 4k7 5V	int. PU 50k 5V in
38	M16#	ISA 16-Bit Memory Access	IO-5	PU 330R 5V	int. PU 50k 5V in
39	SA0	ISA Address Bus	O-5	PU 4k7 5V	-
40	OSC	ISA Oscillator (CLK_ISA14#)	O-3,3	-	-
41	SA1	ISA Address Bus	O-5	PU 4k7 5V	-
42	BALE	ISA Buffer Address Latch Enable	IO-5	PD 4k7	int. PU 50k 5V in
43	SA2	ISA Address Bus	O-5	PU 4k7 5V	
44	TC	ISA Terminal Count	IO-5	PD 4k7	int. PU 50k 5V in
45	SA3	ISA Address Bus	O-5	PU 4k7 5V	-
46	DACK2#	ISA DMA Acknowledge 2	IO-5	PU 4k7 5V	int. PU 50k 5V in
47	SA4	ISA Address Bus	O-5	PU 4k7 5V	-
48	IRQ3	ISA Interrupt Request 3	IO-5	PU 4k7 5V	int. PU 50k 5V in
49	SA5	ISA Address Bus	O-5	PU 4k7 5V	-
50	IRQ4	ISA Interrupt Request 4	IO-5	PU 4k7 5V	int. PU 50k 5V in

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Signal Descriptions (cont'd)

X2

Pin	Signal	Description	Type	PU/PD	Comment
51	5VCC	Power +5V	PWR	-	-
52	5VCC	Power +5V	PWR	-	-
53	SA6	ISA Address Bus	O-5	PU 4k7 5V	-
54	IRQ5	ISA Interrupt Request 5	IO-5	PU 4k7 5V	int. PU 50k 5V in
55	SA7	ISA Address Bus	O-5	PU 4k7 5V	-
56	IRQ6	ISA Interrupt Request 6	IO-5	PU 4k7 5V	int. PU 50k 5V in
57	SA8	ISA Address Bus	O-5	PU 4k7 5V	-
58	IRQ7	ISA Interrupt Request 7	IO-5	PU 4k7 5V	int. PU 50k 5V in
59	SA9	ISA Address Bus	O-5	PU 4k7 5V	-
60	SYSCLK	ISA Bus Clock (CLK_SYS_ISA)	O-3,3	-	-
61	SA10	ISA Address Bus	O-5	PU 4k7 5V	-
62	REFSH#	ISA System Refresh Control	IO-5	PU 1k 5V	int. PU 50k 5V in
63	SA11	ISA Address Bus	O-5	PU 4k7 5V	-
64	DREQ1	ISA DMA Request 1	I-5	PU 4k7 5V	int. PD 50k
65	SA12	ISA Address Bus	O-5	PU 4k7 5V	-
66	DACK1#	ISA DMA Acknowledge 1	IO-5	PU 4k7 5V	int. PU 50k 5V in
67	GND	Ground	PWR	-	-
68	GND	Ground	PWR	-	-
69	SA13	ISA Address Bus	O-5	PU 4k7 5V	-
70	DREQ3	ISA DMA Request 3	I-5	PU 4k7 5V	int. PD 50k
71	SA14	ISA Address Bus	O-5	PU 4k7 5V	-
72	DACK3#	ISA DMA Acknowledge 3	IO-5	PU 4k7 5V	int. PU 50k 5V in
73	SA15	ISA Address Bus	O-5	PU 4k7 5V	-
74	IOR#	ISA I/O Read	IO-5	PU 4k7 5V	int. PU 50k 5V in
75	SA16	ISA Address Bus	O-5	PU 4k7 5V	-
76	IOW#	ISA I/O Write	IO-5	PU 4k7 5V	int. PU 50k 5V in
77	SA18	ISA Address Bus	O-5	PU 4k7 5V	-
78	SA17	ISA Address Bus	O-5	PU 4k7 5V	-
79	SA19	ISA Address Bus	O-5	PU 4k7 5V	-
80	SMEMR#	ISA System Memory Read	IO-5	PU 4k7 5V	int. PU 50k 5V in
81	IOCHRDY	ISA I/O Channel Ready	IO-5	PU 1k 5V	int. PU 50k 5V in
82	AEN	ISA Address Enable	IO-5	PD 47k	int. PU 50k 5V in
83	5VCC	Power +5V	PWR	-	-
84	5VCC	Power +5V	PWR	-	-
85	SD0	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
86	SMEMW#	ISA System Memory Write	IO-5	PU 4k7 5V	int. PU 50k 5V in
87	SD2	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
88	SD1	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
89	SD3	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
90	NOWS#	ISA No Wait Staits	I-5	PU 330R 5V	int. PU 50k 5V in
91	DREQ2	ISA DMA Request 2	I-5	PU 4k7 5V	int. PD 50k
92	SD4	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
93	SD5	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
94	IRQ9	ISA Interrupt Request 9	IO-5	PU 4k7 5V	int. PU 50k 5V in
95	SD6	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
96	SD7	ISA Data Bus	IO-5	PU 4k7 5V	int. PU 50k 5V in
97	IOCHK#	ISA I/O Channel Check	I-5	PU 4k7 5V	int. PU 50k 5V in
98	RSTDRV	ISA Reset	O-5	-	-
99	GND	Ground	PWR	-	-
100	GND	Ground	PWR	-	-

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Signal Descriptions (cont'd)

X3

Pin	Signal	Description	Type	PU/PD	Comment
1	GND	Ground	PWR	-	-
2	GND	Ground	PWR	-	-
3	R	Analog Video Out RGB - Red Channel	OA	-	-
4	B	Analog Video Out RGB - Blue Channel	OA	-	-
5	HSY	Horizontal Synchronization Pulse	O-3,3	-	-
6	G	Analog Video Out RGB - Green Channel	OA	-	-
7	VSY	Vertical Synchronization Pulse	O-3,3	-	-
8	DDCK	Display Data Channel Clock	IO-5	PU 10k 5V	-
9	DETECT#	Panel Hot-Plug Detection	I-3,3	PU 8k2 3,3V	-
10	DDDA	Display Data Channel Data	IO-5	PU 10k 5V	-
11	LCD16	LVDS Channel Data	O - DP	-	-
12	LCD18	LVDS Channel Data	O - DP	-	-
13	LCD17	LVDS Channel Data	O - DP	-	-
14	LCD19	LVDS Channel Data	O - DP	-	-
15	GND	Ground	PWR	-	-
16	GND	Ground	PWR	-	-
17	LCD13	LVDS Channel Data	O - DP	-	-
18	LCD15	LVDS Channel Data	O - DP	-	-
19	LCD12	LVDS Channel Data	O - DP	-	-
20	LCD14	LVDS Channel Data	O - DP	-	-
21	GND	Ground	PWR	-	-
22	GND	Ground	PWR	-	-
23	LCD8	LVDS Channel Data	O - DP	-	-
24	LCD11	LVDS Channel Data	O - DP	-	-
25	LCD9	LVDS Channel Data	O - DP	-	-
26	LCD10	LVDS Channel Data	O - DP	-	-
27	GND	Ground	PWR	-	-
28	GND	Ground	PWR	-	-
29	LCD4	LVDS Channel Data	O - DP	-	-
30	LCD7	LVDS Channel Data	O - DP	-	-
31	LCD5	LVDS Channel Data	O - DP	-	-
32	LCD6	LVDS Channel Data	O - DP	-	-
33	GND	Ground	PWR	-	-
34	GND	Ground	PWR	-	-
35	LCD1	LVDS Channel Data	O - DP	-	-
36	LCD3	LVDS Channel Data	O - DP	-	-
37	LCD0	LVDS Channel Data	O - DP	-	-
38	LCD2	LVDS Channel Data	O - DP	-	-
39	5VCC	Power +5V	PWR	-	-
40	5VCC	Power +5V	PWR	-	-
41	JILI_DAT	JILI I2C Data Signal	IO-3,3	PU 4k7 3,3V	-
42	LTGIO0	Display Backlight Control	O-5	-	-
43	JILI_CLK	JILI I2C Clock Signal	IO-3,3	PU 4k7 3,3V	-
44	BLON#	Display Backlight On	O-5	-	-
45	BIASON	Display Contrast	NC	-	-
46	DIGON	Display Power On	O-5	-	-
47	COMP	Composite Video / SCART Blue	OA	-	-
48	Y	S-Video Luminance / SCART Red	OA	-	-
49	SYNC	Composite Sync	NC	-	-
50	C	S-Video Chrominance / SCART Green	OA	-	-

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Signal Descriptions (cont'd)

X3

Pin	Signal	Description	Type	PU/PD	Comment
51	LPT | FLPY#	LPT / Floppy Interface Select	IO-3,3	PU 10k 3,3V	-
52	RSV	-	NC	-	-
53	5VCC	Power +5V	PWR	-	-
54	GND	Ground	PWR	-	-
55	STB# | RSV	LPT Strobe Signal	O-5	-	-
56	AFD# | DENSEL	LPT Automatic Feed / Floppy Density Select	O-5	-	-
57	RSV	-	NC	-	-
58	PD7 | RSV	LPT Data Bus D7	IO-5	-	-
59	IRRX	Infrared Receive	I-5	-	-
60	ERR# | HDSEL#	LPT Error / Floppy Head Select	IO-5	-	-
61	IRTX	Infrared Transmit	O-5	-	-
62	PD6 | RSV	LPT Data Bus D6	IO-5	-	-
63	RXD2	Data Receive COM2	I-5	-	-
64	INIT# | DIR#	LPT Initiate / Floppy Direction	O-5	-	-
65	GND	Ground	PWR	-	-
66	GND	Ground	PWR	-	-
67	RTS2#	Request to Send COM2	O-5	-	-
68	PD5 | RSV	LPT Data Bus D5	IO-5	-	-
69	DTR2#	Data Terminal Ready COM2	O-5	-	-
70	SLIN# | STEP#	LPT Select / Floppy Motor Step	O-5	-	-
71	DCD2#	Data Carrier Detect COM2	I-5	-	-
72	PD4 | DSKCHG#	LPT Data Bus D4	IO-5	-	-
73	DSR2#	Data Set Ready COM2	I-5	-	-
74	PD3 | RDATA#	LPT Data Bus D3	IO-5	-	-
75	CTS2#	Clear to Send COM2	I-5	-	-
76	PD2 | WP#	LPT Data Bus D2	IO-5	-	-
77	TXD2	Data Transmit COM2	O-5	PU 4k7 5V	-
78	PD1 | TRK0#	LPT Data Bus D1	IO-5	-	-
79	RI2#	Ring Indicator COM2	I-5	-	-
80	PD0 | INDEX#	LPT Data Bus D0	IO-5	-	-
81	5VCC	Power +5V	PWR	-	-
82	5VCC	Power +5V	PWR	-	-
83	RXD1#	Data Receive COM1	I-5	-	-
84	ACK# | DRV	LPT Acknowledge / Floppy Drive Select	IO-5	-	-
85	RTS1#	Request to Send COM1	O-5	PD 4k7	-
86	BUSY# | MOT	LPT Busy / Floppy Motor Select	IO-5	-	-
87	DTR1#	Data Terminal Ready COM1	O-5	-	-
88	PE | WDATA#	LPT Paper Empty / Floppy Raw Write Data	IO-5	-	-
89	DCD1#	Data Carrier Detect COM1	I-5	-	-
90	SLCT#|WGATE#	LPT Power On / Floppy Write Enable	IO-5	-	-
91	DSR1#	Data Set Ready COM1	I-5	-	-
92	MSCLK	Mouse Clock	O-5	PU 4k7 5V	-
93	CTS1#	Clear to Send COM1	I-5	-	-
94	MSDAT	Mouse Data	O-5	PU 4k7 5V	-
95	TXD1	Data Transmit COM1	O-5	PU 4k7 5V	-
96	KBCLK	Keyboard Clock	O-5	PU 4k7 5V	-
97	RI1#	Ring Indicator COM1	I-5	-	-
98	KBDAT	Keyboard Data	O-5	PU 4k7 5V	-
99	GND	Ground	PWR	-	-
100	GND	Ground	PWR	-	-

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Signal Descriptions (cont'd)

X4

Pin	Signal	Description	Type	PU/PD	Comment
1	GND	Ground	PWR	-	-
2	GND	Ground	PWR	-	-
3	5V_SB	Supply of internal suspend Circuit	PWR	-	-
4	PWGIN	Power Good / Reset Input	I-3,3	-	-
5	PS_ON	Power Supply On	O-5	PU 4k7 5V	-
6	SPEAKER	Speaker Output	O-5	PU 1k 5V	-
7	PWRBTN#	Power Button	I-5	PU 10k 3,3VSB	-
8	BATT	Battery Supply	PWR	-	-
9	KBINH	Keyboard Inhibit Control Input	I-5	PU 8k2 5V	-
10	LILED	Ethernet Link LED	O-3,3	-	-
11	RSMRST#	Resume Reset input	I-3,3	-	-
12	ACTLED	Ethernet Activity LED	O-3,3	-	-
13	ROMKBCS#	-	NC	-	-
14	SPDLED	Ethernet Speed LED	O-3,3	-	-
15	EXT_PRG	-	NC	-	-
16	I2CLK	I2C Bus Clock	O-5	PU 8k2 3,3V	
17	5VCC	Power +5V	PWR	-	-
18	5VCC	Power +5V	PWR	-	-
19	OVCR#	Over Current Detect for USB	I-3,3	PU 4k7 3,3V	-
20	GPCS#	-	O-3,3	PU 8k2 3,3V	-
21	EXTSMI#	System Management Interrupt Input	I-3,3	PU 8k2 3,3V	-
22	I2DAT	I2C Bus Data	IO-5	PU 8k2 3,3V	-
23	SMBCLK	SM Bus Clock	O-3,3	PU 8k2 3,3V	-
24	SMBDATA	SM Bus Data	IO-3,3	PU 8k2 3,3V	-
25	S_CS3#	Secondary IDE Chip Select Channel 1	O-3,3	-	-
26	SMBALERT	SM Bus Alert	I-3,3	PU 10k 3,3V	-
27	S_CS1#	Secondary IDE Chip Select Channel 0	O-3,3	-	-
28	DASP_S	-	NC	-	-
29	S_A2	Secondary IDE Adress Bus	O-3,3	-	-
30	P_CS3#	Primary IDE Chip Select Channel 1	O-3,3	-	-
31	S_A0	Secondary IDE Adress Bus	O-3,3	-	-
32	P_CS1#	Primary IDE Chip Select Channel 0	O-3,3	-	-
33	GND	Ground	PWR	-	-
34	GND	Ground	PWR	-	-
35	PDIAG_S	80-conductor IDE cable Channel 1	I-3,3	-	-
36	P_A2	Primary IDE Adress Bus	O-3,3	-	-
37	S_A1	Secondary IDE Adress Bus	O-3,3	-	-
38	P_A0	Primary IDE Adress Bus	O-3,3	-	-
39	S_INTRQ	Secondary IDE Interrupt Request	I-3,3	PD 10k	-
40	P_A1	Primary IDE Adress Bus	O-3,3	-	-
41	BATLOW#	Battery Low	I-3,3	PU 8k2 3,3V	-
42	GPE1#	-	I-3,3	PU 8k2 3,3V	-
43	S_AK#	Secondary IDE DMA Acknowledge	O-3,3	-	-
44	P_INTRQ	Primary IDE Interrupt Reqeuest	I-3,3	PU 8k2 3,3V	-
45	S_RDY	Secondary IDE Ready	I-3,3	PU 4k7 3,3V	-
46	P_AK#	Primary IDE DMA Acknowledge	O-3,3	-	-
47	S_IOR#	Secondary IDE IO Read	O-3,3	-	-
48	P_RDY	Primary IDE Ready	I-3,3	PU 4k7 3,3V	-
49	5VCC	Power +5V	PWR	-	-
50	5VCC	Power +5V	PWR	-	-

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Signal Descriptions (cont'd)

X4

Pin	Signal	Description	Type	PU/PD	Comment
51	S_IOW#	Secondary IDE IO Write	O-3,3	-	-
52	P_IOR#	Primary IDE IO Read	O-3,3	-	-
53	S_DRQ	Secondary IDE DMA Request	I-3,3	-	-
54	P_IOW#	Primary IDE IO Write	O-3,3	-	-
55	S_D15	Secondary IDE Data Bus	IO	-	-
56	P_DRQ	Primary IDE DMA Request	I-3,3	-	-
57	S_D0	Secondary IDE Data Bus	IO	-	-
58	P_D15	Primary IDE Data Bus	IO	-	-
59	S_D14	Secondary IDE Data Bus	IO	-	-
60	P_D0	Primary IDE Data Bus	IO	-	-
61	S_D1	Secondary IDE Data Bus	IO	-	-
62	P_D14	Primary IDE Data Bus	IO	-	-
63	S_D13	Secondary IDE Data Bus	IO	-	-
64	P_D1	Primary IDE Data Bus	IO	-	-
65	GND	Ground	PWR	-	-
66	GND	Ground	PWR	-	-
67	S_D2	Secondary IDE Data Bus	IO	-	-
68	P_D13	Primary IDE Data Bus	IO	-	-
69	S_D12	Secondary IDE Data Bus	IO	-	-
70	P_D2	Primary IDE Data Bus	IO	-	-
71	S_D3	Secondary IDE Data Bus	IO	-	-
72	P_D12	Primary IDE Data Bus	IO	-	-
73	S_D11	Secondary IDE Data Bus	IO	-	-
74	P_D3	Primary IDE Data Bus	IO	-	-
75	S_D4	Secondary IDE Data Bus	IO	-	-
76	P_D11	Primary IDE Data Bus	IO	-	-
77	S_D10	Secondary IDE Data Bus	IO	-	-
78	P_D4	Primary IDE Data Bus	IO	-	-
79	S_D5	Secondary IDE Data Bus	IO	-	-
80	P_D10	Primary IDE Data Bus	IO	-	-
81	5VCC	Power +5V	PWR	-	-
82	5VCC	Power +5V	PWR	-	-
83	S_D9	Secondary IDE Data Bus	IO	-	-
84	P_D5	Primary IDE Data Bus	IO	-	-
85	S_D6	Secondary IDE Data Bus	IO	-	-
86	P_D9	Primary IDE Data Bus	IO	-	-
87	S_D8	Secondary IDE Data Bus	IO	-	-
88	P_D6	Primary IDE Data Bus	IO	-	-
89	GPE2#	-	I-3,3	PU 8k2 3,3V	-
90	CBLID_P#	80-conductor IDE cable Channel 0	I-3,3	-	-
91	RXD#	Ethernet Receive Differential Signal (RXD-)	I - DP	-	-
92	P_D8	Primary IDE Data Bus	IO	-	-
93	RXD	Ethernet Receive Differential Signal (RXD+)	I - DP	-	-
94	S_D7	Secondary IDE Data Bus	IO	-	-
95	TXD#	Ethernet Transmit Differential Signal (TXD-)	O -DP	-	-
96	P_D7	Primary IDE Data Bus	IO	-	int. PD 11k5
97	TXD	Ethernet Transmit Differential Signal (TXD+)	O -DP	-	-
98	HDRST#	Hard Drive Reset	O-3,3	-	-
99	GND	Ground	PWR	-	-
100	GND	Ground	PWR	-	-

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Signal Descriptions (cont'd)

Signal Type Legend	
IO-2,5	Bi-directional 2,5 V Input/Output
IO-3,3	Bi-directional 3,3 V Input/Output
IO-5	Bi-directional 5 V Input/Output
I-3,3	3,3 V Input
I-5	5 V Input
O-2,5	2,5 V Output
O-3,3	3,3 V Output
O-5	5 V Output
IO	Input/Output
OA	Analog Output
I/O - DP	Differential Pair Input/Output
O - DP	Differential Pair Output
I - DP	Differential Pair Input
PWR	Power or Ground
PU	Pull-Up Resistor
PD	Pull-Down Resistor
NC	Not Connected / Reserved

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

7 System Resources

7.1 System Memory Map

Address Range (decimal)	Address Range (hex)	Size	Description
(4GB-2MB)	FFE00000 - FFFFFFFF	2 MB	High BIOS Area
(4GB-18MB)-(4GB-17MB-1)	FEE00000 - FEEFFFFF	1 MB	FSB Interrupt Memory Space
(4GB-20MB)-(4GB-19MB-1)	FEC00000 - FECFFFFF	1 MB	APIC Configuration Space
15MB - 16MB	F00000 - FFFFFF	1 MB	ISA Hole
960 K - 1024 K	F0000 - FFFFF	64 KB	System BIOS Area
896 K - 960 K	E0000 - EFFFF	64 KB	Extended System BIOS Area
768 K - 896 K	C0000 - DFFFF	128 KB	PCI expansion ROM area C0000 - CEFFF: Onboard VGA BIOS CF000 - D1FFF: PXE option ROM when onboard LAN boot ROM is enabled.

7.2 Direct Memory Access Channels

Channel Number	Data Width	System Resource
0	8-bits	Parallel port, Note 1
1	8-bits	Parallel port, Note 1
2	8-bits	Diskette drive, Note 1
3	8-bits	Parallel port, Note 1
4		Reserved, Cascade Channel
5	16-bits	Open
6	16-bits	Open
7	16-bits	Open

NOTE: DMA channel 0/1/3 is selected when using parallel port. Floppy and parallel port can't be used at the same time.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

7.3 I/O Address Map

Address (hex)	Size	Description
0000 – 001F	32 bytes	DMA controller
0020 – 0021	2 bytes	Interrupt controller
0024 – 0025	2 bytes	Interrupt controller
0028 – 0029	2 bytes	Interrupt controller
002C – 002D	2 bytes	Interrupt controller
002E - 002F	2 bytes	LPC SIO
0030 – 0031	2 bytes	Interrupt controller
0034 – 0035	2 bytes	Interrupt controller
0038 – 0039	2 bytes	Interrupt controller
003C – 003D	2 bytes	Interrupt controller
0040 – 0043	4 bytes	Counter/Timer
0048 – 004B	4 bytes	Counter/Timer
004E – 004F	2 bytes	TPM configuration port
0050 – 0053	4 bytes	Counter/Timer
0060	1 byte	Keyboard controller
0061	1 byte	NMI, speaker control
0063	1 byte	NMI controller
0064	1 byte	Keyboard controller
0065	1 byte	NMI controller
0067	1 byte	NMI controller
0070 – 0071	2 bytes	Real time clock controller
0072 – 0073	2 bytes	Real time clock controller
0074 – 0075	2 bytes	Real time clock controller
0076 – 0077	2 bytes	Real time clock controller
0080 – 0091	18 bytes	DMA controller
0092	1 bytes	Reset Generator
0093 – 009F	13 bytes	DMA controller
00A0 – 00A1	2 bytes	Interrupt controller
00A4 – 00A5	2 bytes	Interrupt controller
00A8 – 00A9	2 bytes	Interrupt controller
00AC – 00AD	2 bytes	Interrupt controller
00B0 – 00B1	2 bytes	Interrupt controller
00B2 – 00B3	2 bytes	Power Management
00B4 – 00B5	2 bytes	Interrupt controller
00B8 – 00B9	2 bytes	Interrupt controller
00BC – 00BD	2 bytes	Interrupt controller
00C0 – 00DF	32 bytes	DMA controller
00F0 – 00FF	16 bytes	Numeric processor
0170 – 0177	8 bytes	Secondary IDE controller
01F0 – 01F7	8 bytes	Primary IDE controller
0274 – 0277	4 bytes	ISA PnP read port
0278 – 027F	8 bytes	LPT2
0290 – 029F	16 bytes	Onboard Sensor index(0x295)/data port (0x296)
02E8 – 02EF	8 bytes	COM4/Video

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

I/O Address Map (cont'd)

Address (hex)	Size	Description
02F8 – 02FF	8 bytes	COM2
0376 – 0377	2 bytes	Secondary IDE controller
0378 – 037F	8 bytes	LPT1
03B0 – 03BB	12 bytes	Video (monochrome)
03BC – 03BF	4 bytes	LPT3
03C0 – 03DF	32 bytes	Video (VGA†)
03E8 – 03EF	8 bytes	COM3
03F0 – 03F5, 03F7	7 bytes	Diskette controller
03F6 – 03F7	2 bytes	Primary IDE controller
03F8 – 03FF	8 bytes	COM1
0400 – 041F	32 bytes	Onboard SMBus control registers
0480 – 04BF	64 bytes	GPIO control registers
04D0 – 04D1	2 bytes	Edge/level triggered PIC
0800 – 087F	128 bytes	ACPI control registers.
0CF8 – 0CFF*	8 bytes	PCI configuration registers
0CF9**	1 byte	Reset control register
04700 – 0470F	16 bytes	TPM control registers

NOTE:

* DWORD access only
** Byte access only
***Following I/O ports are forwarded to ISA bus.
0200 - 023F : 64 bytes
0240 - 025F : 32 bytes
0280 - 028F: 16 bytes
02A0 - 02DF: 64 bytes
0300 - 033F: 64 bytes
0380 - 39F: 32 bytes

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

7.4 Interrupt Request (IRQ) Lines

PIC Mode

IRQ#	Typical Interrupt Resource	Connected to Pin	Available
0	Counter 0	N/A	No
1	Keyboard controller	N/A	No
2	Cascade interrupt from slave PIC	N/A	No
3	Serial Port 2 (COM2) / PCI / ISA	IRQ3 via SERIRQ, IRQ3 at ISA bus	Note (1)
4	Serial Port 1 (COM1) / PCI / ISA	IRQ4 via SERIRQ, IRQ4 at ISA bus	Note (1)
5	Parallel Port 2 (LPT2) / PCI / ISA	IRQ5 via SERIRQ, IRQ5 at ISA bus	Note (1)
6	Floppy Drive Controller	IRQ6 via SERIRQ	No
7	Parallel Port 1 (LPT1) / PCI / ISA	IRQ7 via SERIRQ, IRQ7 at ISA bus	Note (1)
8	Real-time clock	N/A	No
9	SCI / PCI	IRQ9 via SERIRQ, IRQ9 at ISA bus	Note (1), (2)
10	PCI / ISA	IRQ10 via SERIRQ, IRQ10 at ISA bus	Note (1)
11	PCI / ISA	IRQ11 via SERIRQ, IRQ11 at ISA bus	Note (1)
12	PS/2 Mouse / PCI / ISA	IRQ12 via SERIRQ, IRQ12 at ISA bus	Note (1)
13	Math Processor	N/A	No
14	Primary IDE controller / PCI / ISA	IRQ14 via SERIRQ, IRQ14 at ISA bus	Note (1)
15	Secondary IDE controller / PCI / ISA	IRQ15 via SERIRQ, IRQ15 at ISA bus	Note (1)



(1) These IRQs can be used for PCI devices when onboard device is disabled. If IRQ is from ISA, user must reserve IRQ for ISA in BIOS setup menu.
(2) BIOS doesn't open IRQ 9 setting for ISA bus.

APIC Mode

IRQ#	Typical Interrupt Resource	Connected to Pin	Available
0	Counter 0	N/A	No
1	Keyboard controller	N/A	No
2	Cascade interrupt from slave PIC	N/A	No
3	Serial Port 2 (COM2) / PCI / ISA	IRQ3 via SERIRQ, IRQ3 at ISA bus	Note (1)
4	Serial Port 1 (COM1) / PCI / ISA	IRQ4 via SERIRQ, IRQ4 at ISA bus	Note (1)
5	Parallel Port 2 (LPT2) / PCI / ISA	IRQ5 via SERIRQ, IRQ5 at ISA bus	Note (1)
6	Floppy Drive Controller	IRQ6 via SERIRQ	No
7	Parallel Port 1 (LPT1) / PCI / ISA	IRQ7 via SERIRQ, IRQ7 at ISA bus	Note (1)
8	Real-time clock	N/A No	
9	SCI / PCI	IRQ9 via SERIRQ, IRQ9 at ISA bus	Note (1), (2)
10	PCI / ISA	IRQ10 via SERIRQ, IRQ10 at ISA bus	Note (1)
11	PCI / ISA	IRQ11 via SERIRQ, IRQ11 at ISA bus	Note (1)
12	PS/2 Mouse / PCI / ISA	IRQ12 via SERIRQ, IRQ12 at ISA bus	Note (1)
13	Math Processor	N/A	No
14	Primary IDE controller / PCI / ISA	IRQ14 via SERIRQ, IRQ14 at ISA bus	Note (1)

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

APIC Mode (cont'd)

IRQ#	Typical Interrupt Resource	Connected to Pin	Available
15	Secondary IDE controller / PCI / ISA	IRQ15 via SERIRQ, IRQ15 at ISA bus	Note (1)
16	N/A	PCI Slot INT A, Audio, Express IDE controller, VGA controller	Yes
17	N/A	PCI Slot INT B	Yes
18	N/A	PCI Slot INT C	Yes
19	N/A	PCI Slot INT D, USB controller, SMBus, SATA controller	Yes
20	N/A	Onboard Lan controller	No
21	N/A		No
22	N/A		No
23	N/A	EHCI, USB	No

NOTE:

(1) These IRQs can be used for PCI devices when an onboard device is disabled. If IRQ is from ISA, user must reserve IRQ for ISA in BIOS setup menu.
(2) BIOS doesn't open IRQ 9 setting for ISA bus.

7.5 PCI Configuration Space Map

Bus #	Device #	Function #	Routing	Description
00h	00h	00h	N/A	Intel 945 GME GMCH Host-Hub Interface Bridge
00h	02h	00h	Internal	Intel Integrated Graphics Device
00h	02h	01h	Internal	Intel Integrated Graphics Device (Function 1)
00h	1Bh	00h	Internal	High Definition Audio controller
00h	1Ch	00h	Internal	Intel ICH Express Root port
00h	1Dh	00h	Internal	Intel USB UHCI Controller 1
00h	1Dh	01h	Internal	Intel USB UHCI Controller 2
00h	1Dh	07h	Internal	Intel USB EHCI Controller
00h	1Eh	00h	N/A	Intel Hub Interface to PCI Bridge
00h	1Fh	00h	N/A	Intel LPC Interface Bridge
00h	1Fh	01h	Internal	Intel IDE Controller
00h	1Fh	02h	Internal	Intel SATA controller
00h	1Fh	03h	Internal	Intel SMBus Controller
01h	00h	00h	Internal	PCI Express IDE controller
02h	07h	00h	N/A	PCI-to-ISA bridge
02h	08h	00h	Internal	Intel LAN controller
02h	03h	00h	PIRQA-PIRQD	External PCI Slot 1
02h	04h	00h	PIRQA-PIRQD	External PCI Slot 2
02h	05h	00h	PIRQA-PIRQD	External PCI Slot 3
02h	06h	00h	PIRQA-PIRQD	External PCI Slot 4

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

7.6 PCI Interrupt Routing Map

PIRQ	A	B	C	D	E	F	G	H
INT Line	INTA	INTB	INTC	INTD				
VGA	X							
UHCI 1				X				
UHCI 2								X
EHCI								X
SATA				X				
SMbus				X				
Audio	X							
PCI Slot1	INTA	INTB	INTC	INTD				
PCI Slot2	INTD	INTA	INTB	INTC				
PCI Slot3	INTC	INTD	INTA	INTB				
PCI Slot4	INTB	INTC	INTD	INTA				
LAN					X			

7.7 System Management Bus (I^2C-compatible)

Internally the SMB bus and I2C bus are one and the same. The ICH7-M Southbridge supports SMBDAT and SMBCLK lines that are I2C-compatible.

The X4 connector has pins for both the I2C and SMB bus. Both are connected to the same internal bus: the SMB bus. It is advisable to always connect external I2C devices to the I2C pins and SMB devices to the SMB pins to ensure compatibility with other modules that might support two internal busses (a separate I2C and SMB bus).

Address	Function	Device
2Eh	Super I/O Read/Write	SIO
A0h	Memory SPD	SO-DIMM
D2h	Clock Generator	CLK GEN

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8 BIOS Setup Utility

The following chapter describes basic navigation for the AMIBIOS8 BIOS setup utility.

8.1 Starting the BIOS

To enter the setup screen, follow these steps:

1. Power on the motherboard
2. Press the < Delete > key on your keyboard when you see the following text prompt:

   < Press DEL or Delete to run Setup >

3. After you press the < Delete > key, the main BIOS setup menu displays. You can access the other setup screens from the main BIOS setup menu, such as Chipset and Power menus.



NOTE: In most cases, the < Delete > key is used to invoke the setup screen. There are several cases that use other keys, such as < F1 >, < F2 >, and so on.


LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.1.1 Main Setup Menu

The main BIOS setup menu is the first screen that you can navigate. Each main BIOS setup menu option is described in this user's guide.

The Main BIOS setup menu screen has two main frames. The left frame displays all the options that can be configured. "Grayed" options cannot be configured, "Blue" options can be.


The right frame displays the key legend. Above the key legend is an area reserved for a text message. When an option is selected in the left frame, it is highlighted in white. Often a text message will accompany it.



Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.1.2 Navigation

The BIOS setup/utility uses a key-based navigation system called hot keys. Most of the BIOS setup utility hot keys can be used at any time during the setup navigation process.
These keys include < F1 >, < F10 >, < Enter >, < ESC >, < Arrow > keys, and so on.




NOTE: There is a hot key legend located in the right frame on most setup screens.

Hot Key	Description
→←	Left/Right The *Left and Right* < Arrow > keys allow you to select a setup screen. For example: Main screen, Advanced screen, Chipset screen, and so on.
↑↓	Up/Down The *Up and Down* < Arrow > keys allow you to select a setup item or sub-screen.
+ −	Plus/Minus The *Plus and Minus* < Arrow > keys allow you to change the field value of a particular setup item. For example: Date and Time.
Tab	The < Tab > key allows you to select setup fields.


NOTE: The < F8 > key on your keyboard is the Fail-Safe key. It is not displayed on the key legend by default. To set the Fail-Safe settings of the BIOS, press the < F8 > key on your keyboard. It is located on the upper row of a standard 101 keyboard. The Fail-Safe settings allow the motherboard to boot up with the least amount of options set. This can lessen the probability of conflicting settings.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000


Hot Key	Description
F1	The < F1 > key allows you to display the *General Help screen*. Press the < F1 > key to open the *General Help screen*.



F10	The < F10 > key allows you to save any changes you have made and exit Setup. Press the < F10 > key to save your changes. The following screen will appear:



	Press the < Enter > key to save the configuration and exit. You can also use the < Arrow > key to select *Cancel* and then press the < Enter > key to abort this function and return to the previous screen.
ESC	The < Esc > key allows you to discard any changes you have made and exit the Setup. Press the < Esc > key to exit the setup without saving your changes. The following screen will appear:




	Press the < Enter > key to discard changes and exit. You can also use the < Arrow > key to select *Cancel* and then press the < Enter > key to abort this function and return to the previous screen.
Enter	The < Enter > key allows you to display or change the setup option listed for a particular setup item. The < Enter > key can also allow you to display the setup sub-screens.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.2 Main Setup

When you first enter the Setup Utility, you will enter the Main setup screen. You can always return to the Main setup screen by selecting the *Main* tab. There are two Main Setup options. They are described in this section. The Main BIOS Setup screen is shown below.



8.2.1 System Time/System Date

Use this option to change the system time and date. Highlight *System Time* or *System Date* using the < Arrow > keys. Enter new values using the keyboard. Press the < Tab > key or the < Arrow > keys to move between fields. The date must be entered in MM/DD/YY format. The time is entered in HH:MM:SS format.


NOTE: The time is in 24-hour format. For example, 5:30 A.M. appears as 05:30:00, and 5:30 P.M. as 17:30:00.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.3 Advanced BIOS Setup

Select the *Advanced* tab from the setup screen to enter the Advanced BIOS Setup screen. You can select any of the items in the left frame of the screen, such as SuperIO Configuration, to go to the sub menu for that item. You can display an Advanced BIOS Setup option by highlighting it using the < `Arrow` > keys. The Advanced BIOS Setup screen is shown below.

The sub menus are described on the following pages.






Setting incorrect or conflicting values in Advanced BIOS Setup may cause system malfunctions.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.3.1 CPU Configuration

CPU Configuration Settings

You can use this screen to select options for the CPU Configuration Settings. Use the up and down < Arrow > keys to select an item. Use the < + > and < - > keys to change the value of the selected option. A description of the selected item appears on the right side of the screen. The settings are described on the following pages. An example of the *CPU Configuration* screen is shown below.



Max CPUID Value Limit

When the computer is booted up, the operating system executes the CPUID instruction to identify the processor and its capabilities. Before it can do so, it must first query the processor to find out the highest input value CPUID recognizes. This determines the kind of basic information CPUID can provide the operating system. This option allows you to circumvent problems with older operating systems.

When Enabled, the processor will limit the maximum CPUID input value to 03h when queried, even if the processor supports a higher CPUID input value. When Disabled, the processor will return the actual maximum CPUID input value of the processor when queried.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Execute Disable Bit

This is an Intel hardware-based security feature that can help reduce system exposure to viruses and malicious code. It allows the processor to classify areas in memory where application code can or cannot execute. When a malicious worm attempts to insert code in the buffer, the processor disables its code execution, preventing damage and worm propagation. To use Execute Disable Bit you must have a PC or server with a processor with Execute Disable Bit capability and a supporting operating system.

Core Multi-Processing

This item is visible depending on the CPU being used on the board. Multi-core capability of the CPU is enabled/disabled by this setting if the CPU supports this feature.

Vanderpool Technology

This is used to enable or disable the Intel Virtualization Technology (IVT) extension, which is also known by the development code name Vanderpool. It allows multiple operating systems to run simultaneously on the same system. It does this by creating virtual machines, each running its own x86 operating system. When Enabled, the IVT extensions will be enabled, allowing for hardware-assisted virtual machine management. When Disabled, the IVT extensions will be disabled. However, software virtual machine managers like VMware can still be used if virtualization is required.

Intel SpeedStep tech.

This option enables or disables Intel SpeedStep technology.

Cx Config.


Controls the C-state of the CPU.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.3.2 Chipset Configuration

Chipset Configuration Settings

Select the Chipset tab from the setup screen to enter the Chipset BIOS Setup screen. You can select any of Chipset BIOS Setup options by highlighting it using the < Arrow > keys. The Chipset BIOS Setup screen is shown below.



DRAM Frequency

Sets the DRAM frequency. The frequency can be set by BIOS automatically or configured manually.

Configure DRAM Timing by SPD

Enable/Disable whether the DRAM timing is configured by SPD or set by manually.

Memory Hole

Enable/disable the Memory Hole function. Memory Hole will be located at 15MB-16MB of system memory.

POST Code Route


This option controls the output of the data of IO port 80h to either PCI or LPC bus.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.3.3 Video Function Configuration

Video Function Configuration Settings

You can use this screen to select options for Video Function configuration settings. Use the up and down < Arrow > keys to select an item. Use the < + > and < - > keys to change the value of the selected option. A description of the selected item appears on the right side of the screen. The video function BIOS Setup screen is shown below.



Boots Graphic Adapter Priority

Select which graphics controller to use as the primary boot display device. IGD = Integrated Graphic Device. PEG/PCI = external PCI/express graphic device.

Internal Graphics Mode Select

Select the amount of system memory used by the Integrated Graphic Device.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

DVMT Mode Select

Unified Memory Architecture (UMA) is a concept whereby system memory is shared by both CPU and graphics processor. While this reduces cost, it also reduces the system's performance by taking up a large portion of memory for the graphics processor. Intel's Dynamic Video Memory Technology (DVMT) takes that concept further by allowing the system to dynamically allocate memory resources according to the demands of the system at any point in time. The key idea in DVMT is to improve the efficiency of the memory allocated to either system or graphics processor.

When set to Fixed Mode, the graphics driver will reserve a fixed portion of the system memory as graphics memory. When set to DVMT Mode, the graphics chip will dynamically allocate system memory as graphics memory, according to system and graphics requirements. When set to Combo Mode, the graphics driver will allocate a fixed amount of memory as dedicated graphics memory, as well as allow more system memory to be dynamically allocated between the graphics processor and the operating system.

DVMT/FIXED Memory

Sets the amount of memory according to DVMT Mode Select.

Boot Display Device

Selects which display interface is active on boot up.

Flat Panel Type


If LVDS is selected as Boot Display Device, this option opens provides resolution settings for correct timing output to the LVDS interface.

8.3.4 IDE Configuration

IDE Configuration Settings

You can use this screen to select options for the IDE Configuration Settings. Use the up and down < `Arrow` > keys to select an item. Use the < + > and < - > keys to change the value of the selected option. A description of the selected item appears on the right side of the screen. The settings are described on the following pages. An example of the *IDE Configuration* screen is shown below.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000



ATA/IDE Configuration

This item specifies whether the IDE channels should be initialized in Compatible or Enhanced mode of operation. The settings are Disabled, Compatible and Enhanced.

Legacy IDE Channels

When running in compatible mode, the SATA channel can be configured as a legacy IDE channel. The location of the IDE channel is selectable.

Primary IDE Master/Slave, Secondary IDE Master/Slave

Select one of the hard disk drives to configure it. Press < Enter > to access its sub menu.

JMicro 36x ATA Controller


The South Bridge only supports the primary IDE channel. An ATA controller is used to provide an IDE interface to the secondary channel. Set it to Enabled or Disabled depending on the usage of the secondary IDE channel.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.3.5 Onboard Device Configuration

Onboard Device Configuration Settings

You can use this screen to specify options for the onboard device configuration Settings. Use the up and down < Arrow > keys to select an item. Use the < + > and < - > keys to change the value of the selected option. The settings are described on the following pages. The screen is shown below.



Audio Controller

Set this value to Enable/Disable the Audio Controller.

Onboard LAN Controller

Set this value to Enable/Disable the LAN Controller.


Onboard Lan Boot ROM

Set this value to enable/disable the onboard LAN's PXE ROM to enable boot from LAN. Setting to Disabled can shorten the POST time without initializing LAN PXE ROM if boot from LAN is not needed.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

SuperIO Configuration Screen

SuperIO configuration screen is a sub-menu of Onboard Device Configuration. You can use this screen to select options for the Super IO settings. Use the up and down < Arrow > keys to select an item. Use the < + > and < - > keys to change the value of the selected option. The settings are described on the following pages. The screen is shown below.



Serial Port1 Address

This option specifies the base I/O port address and Interrupt Request address of serial port 1.

Option	Description
Disabled	Set this value to prevent the serial port from accessing any system resources. When this option is set to Disabled, the serial port physically becomes unavailable.
3F8/IRQ4	Set this value to allow the serial port to use 3F8 as its I/O port address and IRQ 4 for the interrupt address.
3E8/IRQ4	Set this value to allow the serial port to use 3E8 as its I/O port address and IRQ 4 for the interrupt address.
2F8/IRQ3	Set this value to allow the serial port to use 2F8 as its I/O port address and IRQ 3 for the interrupt address.
2E8/IRQ3	Set this value to allow the serial port to use 2E8 as its I/O port address and IRQ 3 for the interrupt address.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Serial Port2 Address

This option specifies the base I/O port address and Interrupt Request address of Serial Port2. The settings of Serial Port2 are the same as Serial Port1. However, the setting used by Serial Port1 will not be available for Serial Port2. For example, if Serial Port1 uses 3F8/IRQ4, the option, the 3F8/IRQ4 will not appear in the options of Serial Port2.

Serial Port2 Mode

This option allows the BIOS to select a mode for Serial Port2. The settings are Normal, IrDA, and ASK IR.

LPT Setting / FDD

Assigns resources to LPT1 or an FDD drive. LPT1 and FDD share the same pins on the X3 connector and only one may be used at a time.

Parallel Port Mode

This option specifies the parallel port mode.

Option	Description
Normal	Set this value to allow the standard parallel port mode to be used.
EPP	The parallel port can be used with devices that adhere to the Enhanced Parallel Port (EPP) specification. EPP uses the existing parallel port signals to provide asymmetric bidirectional data transfer driven by the host device.
ECP	The parallel port can be used with devices that adhere to the Extended Capabilities Port (ECP) specification. ECP uses the DMA protocol to achieve data transfer rates up to 2.5 Megabits per second. ECP provides symmetric Bidirectional communication.
EPP+ECP	Allows the parallel port to support both the ECP and EPP modes simultaneously.

Parallel Port IRQ

This option specifies the IRQ used by the parallel port.

Option	Description
IRQ5	Set this value to allow the serial port to use Interrupt 5.
IRQ7	Set this value to allow the serial port to use Interrupt 7. The majority of parallel ports on computer systems use IRQ7 and I/O Port 378H as the standard setting.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Floppy Drive A:

This option selects the floppy type. The Optimal and Fail-Safe settings for floppy drive A: is *1.44 MB 3½".*


Option	Description
Disabled	Set this value to prevent the use of the selected floppy disk drive channel. This option should be set if no floppy disk drive is installed on the specified channel.
360 KB 5 ¼"	Set this value if the floppy disk drive attached to the corresponding channel is a 360 KB 5¼" floppy disk drive.
1.2 MB 5 ¼"	Set this value if the floppy disk drive attached to the corresponding channel is a 1.2 MB 5¼" floppy disk drive.
720 KB 3 ½"	Set this value if the floppy disk drive attached to the corresponding channel is a 720 KB 3½" floppy disk drive.
1.44 MB 3 ½"	Set this value if the floppy disk drive attached to the corresponding channel is a 1.44 MB 3½" floppy disk drive. This is the default setting for *Floppy Drive A*.
2.88 MB 3 ½"	Set this value if the floppy disk drive attached to the corresponding channel is a 2.88 MB 3½" floppy disk drive.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.3.6 USB Configuration

USB Configuration Settings

You can use this screen to specify options for the USB configuration Settings. Use the up and down < Arrow > keys to select an item. Use the < + > and < - > keys to change the value of the selected option. The settings are described on the following pages. The screen is shown below.



USB Function

Set this value to allow the system to Disable, Enable, and select a set number of onboard USB ports.

USB 2.0 Controller

Depends on the setting of USB Function. If USB Function is set to Disabled, this option will have no effect. Enabled will open USB 2.0 functionality to all USB ports.

Legacy USB Support

Legacy USB Support refers to USB mouse and keyboard support. Normally if this option is not enabled, any attached USB mouse or keyboard will not become available until a USB compatible operating system is fully booted with all USB drivers loaded. When this option is enabled, any attached USB mouse or keyboard can control the system even when there are no USB drivers loaded on the system. Set this value to enable or disable the Legacy USB Support (see below).

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Option	Description
Disabled	Set this value to prevent the use of any USB device in DOS or during system boot.
Enabled	Set this value to allow the use of USB devices during boot and while using DOS.
Auto	This option auto detects USB Keyboards or Mice and if found, allows them to be utilized during boot and while using DOS.

Port 64/60 Emulation

It uses USB to receive the IO port 64/60 trap to emulate the legacy keyboard controller.

USB 2.0 Controller Mode


The USB 2.0 Controller Mode configures the data rate of the USB port. The options are FullSpeed (12 Mbps) and HiSpeed (480 Mbps).

BIOS EHCI hand-off

This option provides a work around for OSes without ECHI hand-off support. The EHCI ownership change should be claimed by the EHCI driver.

USB Mass Storage Device Configuration

This is a submenu for configuring the USB Mass Storage Class Devices when BIOS finds they are in use on the USB ports. Emulation Type can be set according to the type of attached USB mass storage device(s).). If set to Auto, USB devices less than 530MB will be emulated as Floppy and those greater than 530MB will remain as hard drive. The Forced FDD option can be used to force a hard disk type drive (such as a Zip drive) to boot as FDD.




LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.3.7 PCIPnP Configuration

PCIPnP Configuration Settings

You can display a Plug and Play BIOS Setup option by highlighting it using the < Arrow > keys to select an item. The Plug and Play BIOS Setup screen is shown below.



PCI Latency Timer

Set this value to allow the PCI Latency Timer to be adjusted. This option sets the latency of all PCI devices on the PCI bus.

Palette Snooping

Set this value to allow the system to modify the Palette Snooping settings.

Disabled - should not be changed unless the VGA card manufacturer requires Palette Snooping to be Enabled.

Enabled - This setting informs the PCI devices that an ISA based Graphics device is installed in the system. It does this so the ISA based Graphics card will function correctly. This does not necessarily indicate a physical ISA adapter card. The graphics chipset can be mounted on a PCI card. Always check with your adapter card's manuals first, before modifying the setting in the BIOS.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

IRQ

Set this value to allow the IRQ settings to be modified. Available - This setting allows the specified IRQ to be used by a PCI/PnP device. Reserved - This setting allows the specified IRQ to be used by a legacy ISA device.


Enable ISA PnP configuration

Some ISA PnP cards need BIOS to configure resources of the card. Due to the limited IO ranges that the PCI-to-ISA bridge can forward to ISA bus, the ISA PnP configuration I/O port is disabled by default. The board only opens some ISA I/O port windows for use. When there is an ISA PnP card that needs a resource to be configured, enable this item and BIOS will detect and configure the resource of the ISA PnP card automatically.

8.3.8 Remote Access Configuration

Remote Access Configuration

Remote access configuration provides the settings to allow remote access by another computer to get POST messages and send commands through serial port access.



Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Remote Access

Select this option to Enable or Disable the BIOS remote access feature.



Enabled Remote Access requires a dedicated serial port connection. Once both serial ports are configured to disabled, you should set this value to Disabled or it may cause abnormal boot.

Serial Port Number

Select the serial port you want to use for the remote access interface. You can set the value for this option to either COM1 or COM2.



If you have changed the resource assignment of the serial ports in Advanced>Onboard Device Configuration>SuperIO Configuration, you must Save Changes and Exit, reboot the system, and enter the setup menu again in order to see those changes reflected in the available Remote Access options.

Serial Port Mode

Select the baud rate you want the serial port to use for console redirection. The options are 115200 8,n,1; 57600 8,n,1; 19200 8,n,1; and 09600 8,n,1.

Flow Control

Set this option to select Flow Control for console redirection. The settings for this value are None, Hardware, or Software.

Redirection After BIOS POST

This option allows you to set Redirection configuration after BIOS POST. The settings for this value are Disabled, Boot Loader, or Always.

Option	Description
Disabled	Set this value to turn off the redirection after POST
Boot Loader	Set this value to allow the redirection to be active during POST and Boot Loader.
Always	Set this value to allow the redirection to be always active.

Terminal Type

This option is used to select either VT100/VT-UTF8 or ANSI terminal type. The settings for this value are ANSI, VT100, or VT-UTF8.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

VT-UTF8 Combo Key Support


This option enables VT-UTF8 Combination Key Support for ANSI/VT100 terminals. The settings for this value are Enabled or Disabled.

Sredir Memory Display Delay

This option gives the delay in seconds to display memory information. The options for this value are No Delay, Delay 1 Sec, Delay 2 Sec, or Delay 4 Sec.

8.3.9 Trusted Computing


Trusted computing is an industry standard to make personal computers more secure through a dedicated hardware chip, called a Trusted Platform Module (TPM). This option allows you to enable or disable the TPM support.



LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.4 Power Management

Select the Power tab from the setup screen to enter the power management BIOS Setup screen. You can select any of the items in the left frame of the screen, such as ACPI Configuration, to go to the sub menu for that item. The power management BIOS Setup screen is shown below.




8.4.1 ACPI Configuration

Advanced ACPI Configuration

You can use this screen to select options for the ACPI Advanced Configuration Settings. Use the up and down < Arrow > keys to select an item. Use the < + > and < - > keys to change the value of the selected option. A description of the selected item appears on the right side of the screen. The settings are described on this page. The screen is shown below.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000



Suspend mode

This setting selects either *S1 (POS)* or *S3 (STR)* system suspend mode. The Optimal and Fail-Safe Default setting is S3 (STR).

Option	Description
S1 (POS)	Power On Suspend - Under this setting the CPU is not executing instructions, all power resources that supply system level reference of S0 are off, system memory context is maintained, devices that reference power resources that are on are on, and devices that can wake-up the system can cause the cpu to continue to execute from where it left off.
S3 (STR)	Suspend to RAM - Under this setting the system enters a low power state instead of being completely shut off. This allows the computer system to boot up in a few seconds.

Repost Video on S3 Resume

This setting is only visible when suspend mode is set to S3 (STR). Use this option to select whether or not to perform BIOS video initialization after resuming from S3.


ACPI OS shutdown mode

This setting selects either ATX or AT shutdown mode. ATX mode is the default.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.4.2 APM Configuration

Select the Advanced tab from the setup screen to enter the APM Configuration Setup screen. You can display a Power Management/APM Setup option by highlighting it using the < Arrow > keys.



Power Management/APM

Set this value to *Enable* or *Disable* Power Management/APM (Advanced Power Management) features.

Video Power Down Mode

This option specifies the Power State that the video subsystem enters when the BIOS places it in a power saving state after the specified period of display inactivity has expired. The options are *Disabled* and *Suspend*.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Hard Disk Drive Power Down Mode

This option specifies the power conserving state that the hard disk drive enters after the specified period of hard drive inactivity has expired.

Suspend Time Out

This option specifies the length of time the system waits before it enters suspend mode. The options are *Disabled, 1 Min, 2 Min, 4 Min, 8 Min, 10 Min, 20 Min, 30 Min, 40 Min, 50 Min,* and *60 Min.*

Throttle Slow Clock Ratio

When the system enters suspend or standby mode, the CPU clock runs only part of the time. You may select the percent of time that the clock runs. You may select the percentage of time that the clock runs. When CPU temperature exceeds the setting of CPU Throttling Temperature, the CPU clock will also be throttled according to this setting.

Advanced Resume Event Controls

These settings specify which events will generate a system wake event. The available events are On LAN, PME# and RTC Alarm. The options are *Enabled* and *Disabled*.


Restore on AC Power Loss

Determines what state the computer enters when AC power is restored after a power loss. The options for this value are Last State, Power On and Power Off.

Option	Description
Power Off	Set this value to always power off the system while AC power is restored.
Power On	Set this value to always power on the system while AC power is restored.
Last State	Set this value to power off/on the system depending on the last system power state while AC power is restored.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.4.3 Hardware Health Configuration



H/W Health Function

This option displays the current status of all of the monitored hardware devices/components such as voltages and temperatures. The options are Enabled and Disabled.


CPU Throttling Temperature

This option is designed for temperature protection of the CPU. Temperature values can be set to let the system know when it should control the clock rate of the CPU. Once CPU's temperature exceeds the set temperature, the CPU clock will run at part-time according to "Throttle Slow Clock Ratio" setting (see *APM Configuration* above).

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.5 Boot Setup


Select the Boot tab from the setup screen to enter the Boot BIOS Setup screen. You can select any of the items in the left frame of the screen, such as Boot Device Priority, to go to the sub menu for that item. You can display an Boot BIOS Setup option by highlighting it using the < Arrow > keys. The Boot Settings screen is shown below:



Boot Settings Configuration

Use this screen to select options for the Boot Settings Configuration. Use the up and down <Arrow> keys to select an item. Use the <Plus> and <Minus> keys to change the value of the selected option. The settings are described on the following pages. The screen is shown below.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000



Quick Boot

Disabled - Set this value to allow the BIOS to perform all POST tests.
Enabled - Set this value to allow the BIOS to skip certain POST tests to boot faster.

Quiet Boot

Disabled - Set this value to allow the computer system to display the POST messages.
Enabled - Set this value to allow the computer system to display the OEM logo.

Bootup Num-Lock

Set this value to allow the Number Lock setting to be modified during boot up.
Off - This option does not enable the keyboard Number Lock automatically. To use the 10-keys on the keyboard, press the Number Lock key located on the upper left-hand corner of the 10-key pad. The Number Lock LED on the keyboard will light up when the Number Lock is engaged.
On - Set this value to allow the Number Lock on the keyboard to be enabled automatically when the computer system is boot up. This allows the immediate use of 10-keys numeric keypad located on the right side of the keyboard. To confirm this, the Number Lock LED light on the keyboard will be lit.


LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Boot Device Priority

Set the boot device options to determine the sequence in which the computer checks which device to boot from.


Boot Device Groups

The Boot devices are listed in groups by device type. First press <Enter> to enter the sub-menu. Then you may use the arrow keys to select the desired device, then press <+>, <-> or <PageUp>, <PageDown> key to move it up/down in the priority list. For example, USB storage disks will be listed as “USB Drives” in the sub-menu as below. Only the first device in each device group will be available for selection in the Boot Device Priority option.



LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.6 Security Setup



8.6.1 Password Support

Two Levels of Password Protection

Provides both a Supervisor and a User password. If you use both passwords, the Supervisor password must be set first.

The system can be configured so that all users must enter a password every time the system boots or when Setup is executed, using either or either the Supervisor password or User password.

The Supervisor and User passwords activate two different levels of password security. If you select password support, you are prompted for a one to six character password. Type the password on the keyboard. The password does not appear on the screen when typed. Make sure you write it down. If you forget it, you must drain NVRAM and re-configure.

Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Remember the Password

Keep a record of the new password when the password is changed. If you forget the password, you must erase the system configuration information in NVRAM.

Select Security Setup from the Setup main BIOS setup menu. Security Setup options, such as password protection and virus protection, are described in this section. To access the sub menu for the following items, select the item and press < `Enter` >:o Change Supervisor Password

- Change User Password

- Clear User Password

Supervisor Password

Indicates whether a supervisor password has been set.

User Password

Indicates whether a user password has been set.

Change Supervisor Password

Select this option and press < Enter > to access the sub menu. You can use the sub menu to change the supervisor password.

Change User Password

Select this option and press < Enter > to access the sub menu. You can use the sub menu to change the user password.

Clear User Password

Select this option and press < Enter > to access the sub menu. You can use the sub menu to clear the user password.

8.6.2 Change Supervisor Password

Select Change Supervisor Password from the Security Setup menu and press < Enter >.

```
Enter New Password:
```

Type the password and press < Enter >. The screen does not display the characters entered. Retype the password as prompted and press < Enter >. If the password confirmation is incorrect, an error message appears. The password is stored in NVRAM after setup completes.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.6.3 Change User Password

Select Change User Password from the Security Setup menu and press < Enter >.

```
Enter New Password:
```

Type the password and press < Enter >. The screen does not display the characters entered. Retype the password as prompted and press < Enter >. If the password confirmation is incorrect, an error message appears. The password is stored in NVRAM after setup completes.

8.6.4 Clear User Password

Select Clear User Password from the Security Setup menu and press < Enter >.

```
Clear New Password


[Ok]  [Cancel]
```

Type the password and press < Enter >. The screen does not display the characters entered. Retype the password as prompted and press < Enter >. If the password confirmation is incorrect, an error message appears. The password is stored in NVRAM after setup completes.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

8.7 Exit Menu

Select the *Exit* tab from the setup screen to enter the Exit BIOS Setup screen. You can display an Exit BIOS Setup option by highlighting it using the < Arrow > keys. The Exit BIOS Setup screen is shown below.



Save Changes and Exit

When you have completed the system configuration changes, select this option to leave Setup and reboot the computer so the new system configuration parameters can take effect. Select Exit Saving Changes from the Exit menu and press < Enter >.

```
Save Configuration Changes and Exit Now?

[Ok]  [Cancel]
```

appears in the window. Select Ok to save changes and exit.

Discard Changes and Exit

Select this option to quit Setup without making any permanent changes to the system configuration. Select Exit Discarding Changes from the Exit menu and press <Enter>.

```
Discard Changes and Exit Setup Now?

[Ok]  [Cancel]
```

appears in the window. Select *Ok* to discard changes and exit.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Discard Changes

Select Discard Changes from the Exit menu and press < Enter >.

Select *Ok* to discard changes.

Load Optimal Defaults

Automatically sets all Setup options to a complete set of default settings when you Select this option. The Optimal settings are designed for maximum system performance, but may not work best for all computer applications. In particular, do not use the Optimal Setup options if your computer is experiencing system configuration problems.

Select Load Optimal Defaults from the Exit menu and press < Enter >.

Select *Ok* to load optimal defaults.

Load Failsafe Defaults

Automatically sets all Setup options to a complete set of default settings when you Select this option. The Failsafe settings are designed for maximum system stability, but not maximum performance. Select the Fail-Safe Setup options if your computer is experiencing system configuration problems.

Select Load Fail-Safe Defaults from the Exit menu and press < Enter >.

```
Load Fail-Safe Defaults?

[Ok]  [Cancel]
```

appears in the window. Select Ok to load Fail-Safe defaults.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

9 BIOS Checkpoints, Beep Codes

This section of this document lists checkpoints and beep codes generated by AMIBIOS. The checkpoints defined in this document are inherent to the AMIBIOS generic core, and do not include any chipset or board specific checkpoint definitions.

Checkpoints and Beep Codes Definition

A checkpoint is either a byte or word value output to I/O port 80h. The BIOS outputs checkpoints throughout bootblock and Power-On Self Test (POST) to indicate the task the system is currently executing. Checkpoints are very useful for debugging problems that occur during the preboot process.

Beep codes are used by the BIOS to indicate a serious or fatal error. They are used when an error occurs before the system video has been initialized, and generated by the system board speaker.

Viewing BIOS Checkpoints

Viewing all checkpoints generated by the BIOS requires a checkpoint card, also referred to as a "POST Card" or "POST Diagnostic Card". These are ISA or PCI add-in cards that show the value of I/O port 80h on a LED display.

Some computers display checkpoints in the bottom right corner of the screen during POST. This display method is limited, since it only displays checkpoints that occur after the video card has been activated.

Keep in mind that not all computers using AMIBIOS enable this feature. In most cases, a checkpoint card is the best tool for viewing AMIBIOS checkpoints.



LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

9.1 Bootblock Initialization Code Checkpoints

The Bootblock initialization code sets up the chipset, memory and other components before system memory is available. The following table describes the type of checkpoints that may occur during the bootblock initialization portion of the BIOS:



Checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs from add-in PCI devices.

Checkpoint	Description
Before D0	If boot block debugger is enabled, CPU cache-as-RAM functionality is enabled at this point. Stack will be enabled from this point.
D0	Early Boot Strap Processor (BSP) initialization like microcode update, frequency and other CPU critical initialization. Early chipset initialization is done.
D1	Early super I/O initialization is done including RTC and keyboard controller. Serial port is enabled at this point if needed for debugging. NMI is disabled. Perform keyboard controller BAT test. Save power-on CPUID value in scratch CMOS. Go to flat mode with 4GB limit and GA20 enabled.
D2	Verify the boot block checksum. System will hang here if checksum is bad.
D3	Disable CACHE before memory detection. Execute full memory sizing module. If memory sizing module not executed, start memory refresh and do memory sizing in Boot block code. Do additional chipset initialization. Re-enable CACHE. Verify that flat mode is enabled.
D4	Test base 512KB memory. Adjust policies and cache first 8MB. Set stack.
D5	Bootblock code is copied from ROM to lower system memory and control is given to it. BIOS now executes out of RAM. Copies compressed boot block code to memory in right segments. Copies BIOS from ROM to RAM for faster access. Performs main BIOS checksum and updates recovery status accordingly.
D6	Both key sequence and OEM specific method is checked to determine if BIOS recovery is forced. If BIOS recovery is necessary, control flows to checkpoint E0. See Bootblock Recovery Code Checkpoints section of document for more information.
D7	Restore CPUID value back into register. The Bootblock-Runtime interface module is moved to system memory and control is given to it. Determine whether to execute serial flash.
D8	The Runtime module is uncompressed into memory. CPUID information is stored in memory.
D9	Store the Uncompressed pointer for future use in PMM. Copying Main BIOS into memory. Leaves all RAM below 1MB Read-Write including E000 and F000 shadow areas but closing SMRAM.
DA	Restore CPUID value back into register. Give control to BIOS POST (ExecutePOSTKernel). See POST Code Checkpoints section of document for more information.
DC	System is waking from ACPI S3 state
E1-E8, EC-EE	OEM memory detection/configuration error. This range is reserved for chipset vendors & system manufacturers. The error associated with this value may be different from one platform to the next.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

9.2 Bootblock Recovery Code Checkpoints

The Bootblock recovery code gets control when the BIOS determines that a BIOS recovery needs to occur because the user has forced the update or the BIOS checksum is corrupt. The following table describes the type of checkpoints that may occur during the Bootblock recovery portion of the BIOS:



Checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs From add-in PCI devices.

Checkpoint	Description
E0	Initialize the floppy controller in the super I/O. Some interrupt vectors are initialized. DMA controller is initialized. 8259 interrupt controller is initialized. L1 cache is enabled.
E9	Set up floppy controller and data. Attempt to read from floppy.
EA	Enable ATAPI hardware. Attempt to read from ARMD and ATAPI CDROM.
EB	Disable ATAPI hardware. Jump back to checkpoint E9.
EF	Read error occurred on media. Jump back to checkpoint EB.
F0	Search for pre-defined recovery file name in root directory.
F1	Recovery file not found.
F2	Start reading FAT table and analyze FAT to find the clusters occupied by the recovery file.
F3	Start reading the recovery file cluster by cluster.
F5	Disable L1 cache.
FA	Check the validity of the recovery file configuration to the current configuration of the flash part.
FB	Make flash write enabled through chipset and OEM specific method. Detect proper flash part. Verify that the found flash part size equals the recovery file size.
F4	The recovery file size does not equal the found flash part size.
FC	Erase the flash part.
FD	Program the flash part.
FF	The flash has been updated successfully. Make flash write disabled. Disable ATAPI hardware. Restore CPUID value back into register. Give control to F000 ROM at F000:FFF0h.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

9.3 POST Code Checkpoints

The POST code checkpoints are the largest set of checkpoints during the BIOS preboot process. The following table describes the type of checkpoints that may occur during the POST portion of the BIOS:



Checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs From add-in PCI devices.

Checkpoint	Description
03	Disable NMI, Parity, video for EGA, and DMA controllers. Initialize BIOS, POST, Runtime data area. Also initialize BIOS modules on POST entry and GPNV area. Initialized CMOS as mentioned in the Kernel Variable "wCMOSFlags."
04	Check CMOS diagnostic byte to determine if battery power is OK and CMOS checksum is OK. Verify CMOS checksum manually by reading storage area. If the CMOS checksum is bad, update CMOS with power-on default values and clear passwords. Initialize status register A. Initializes data variables that are based on CMOS setup questions. Initializes both the 8259 compatible PICs in the system
05	Initializes the interrupt controlling hardware (generally PIC) and interrupt vector table.
06	Do R/W test to CH-2 count reg. Initialize CH-0 as system timer.Install the POSTINT1Ch handler. Enable IRQ-0 in PIC for system timer interrupt. Traps INT1Ch vector to "POSTINT1ChHandlerBlock."
07	Fixes CPU POST interface calling pointer.
08	Initializes the CPU. The BAT test is being done on KBC. Program the keyboard controller command byte is being done after Auto detection of KB/MS using AMI KB-5.
C0	Early CPU Init Start -- Disable Cache – Init Local APIC
C1	Set up boot strap processor Information
C2	Set up boot strap processor for POST
C5	Enumerate and set up application processors
C6	Re-enable cache for boot strap processor
C7	Early CPU Init Exit
0A	Initializes the 8042 compatible Key Board Controller.
0B	Detects the presence of PS/2 mouse.
0C	Detects the presence of Keyboard in KBC port.
0E	Testing and initialization of different Input Devices. Also, update the Kernel Variables. Traps the INT09h vector, so that the POST INT09h handler gets control for IRQ1. Uncompress all available language, BIOS logo, and Silent logo modules.
13	Early POST initialization of chipset registers.
20	Relocate System Management Interrupt vector for all CPU in the system.
24	Uncompress and initialize any platform specific BIOS modules. GPNV is initialized at this checkpoint.
2A	Initializes different devices through DIM. See *DIM Code Checkpoints* section of document for more information.
2C	Initializes different devices. Detects and initializes the video adapter installed in the system that have optional ROMs.
2E	Initializes all the output devices.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

POST Code Checkpoints cont'd:

Checkpoint	Description
31	Allocate memory for ADM module and uncompress it. Give control to ADM module for initialization. Initialize language and font modules for ADM. Activate ADM module.
33	Initializes the silent boot module. Set the window for displaying text information.
37	Displaying sign-on message, CPU information, setup key message, and any OEM specific information.
38	Initializes different devices through DIM. See *DIM Code Checkpoints* section of document for more information. USB controllers are initialized at this point.
39	Initializes DMAC-1 & DMAC-2.
3A	Initialize RTC date/time.
3B	Test for total memory installed in the system. Also, Check for DEL or ESC keys to limit memory test. Display total memory in the system.
3C	Mid POST initialization of chipset registers.
40	Detect different devices (Parallel ports, serial ports, and coprocessor in CPU, ... etc.) successfully installed in the system and update the BDA, EBDA...etc.
52	Updates CMOS memory size from memory found in memory test. Allocates memory for Extended BIOS Data Area from base memory. Programming the memory hole or any kind of implementation that needs an adjustment in system RAM size if needed.
60	Initializes NUM-LOCK status and programs the KBD typematic rate.
75	Initialize Int-13 and prepare for IPL detection.
78	Initializes IPL devices controlled by BIOS and option ROMs.
7C	Generate and write contents of ESCD in NVRam.
84	Log errors encountered during POST.
85	Display errors to the user and gets the user response for error.
87	Execute BIOS setup if needed / requested. Check boot password if installed.
8C	Late POST initialization of chipset registers.
8D	Build ACPI tables (if ACPI is supported)
8E	Program the peripheral parameters. Enable/Disable NMI as selected
90	Initialization of system management interrupt by invoking all handlers. *Please note this checkpoint comes right after checkpoint 20h*
A1	Clean-up work needed before booting to OS.
A2	Takes care of runtime image preparation for different BIOS modules. Fill the free area in F000h segment with 0FFh. Initializes the Microsoft IRQ Routing Table. Prepares the runtime language module. Disables the system configuration display if needed.
A4	Initialize runtime language module. Display boot option popup menu.
A7	Displays the system configuration screen if enabled. Initialize the CPU's before boot, which includes the programming of the MTRR's.
A9	Wait for user input at config display if needed.
AA	Uninstall POST INT1Ch vector and INT09h vector.
AB	Prepare BBS for Int 19 boot. Init MP tables.
AC	End of POST initialization of chipset registers. De-initializes the ADM module.
B1	Save system context for ACPI. Prepare CPU for OS boot including final MTRR values.
00	Passes control to OS Loader (typically INT19h).

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

9.4 OEM POST Error Checkpoints

Checkpoints from the range 61h to 70h are reserved for chipset vendors & system manufacturers. The error associated with this value may be different from one platform to the next.

9.5 DIM Code Checkpoints

The Device Initialization Manager (DIM) gets control at various times during BIOS POST to initialize different system busses. The following table describes the main checkpoints where the DIM module is accessed:



Checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs from add-in PCI devices.

Checkpoint	Description
2A	Initialize different buses and perform the following functions: Reset, Detect, and Disable (function 0); Static Device Initialization (function 1); Boot Output Device Initialization (function 2). Function 0 disables all device nodes, PCI devices, and PnP ISA cards. It also assigns PCI bus numbers. Function 1 initializes all static devices that include manual configured onboard peripherals, memory and I/O decode windows in PCI- PCI bridges, and noncompliant PCI devices. Static resources are also reserved. Function 2 searches for and initializes any PnP, PCI, or AGP video devices.
38	Initialize different buses and perform the following functions: Boot Input Device Initialization (function 3); IPL Device Initialization (function 4); General Device Initialization (function 5). Function 3 searches for and configures PCI input devices and detects if system has standard keyboard controller. Function 4 searches for and configures all PnP and PCI boot devices. Function 5 configures all onboard peripherals that are set to an automatic configuration and configures all remaining PnP and PCI devices.

While control is in the different functions, additional checkpoints are output to port 80h as a word value to identify the routines under execution. The low byte value indicates the main POST Code Checkpoint. The high byte is divided into two nibbles and contains two fields. The details of the high byte of these checkpoints are as follows:

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

HIGH BYTE XY

The upper nibble ‘X’ indicates the function number that is being executed. ‘X’ can be from 0 to 7.

0 = func#0, disable all devices on the BUS concerned.
1 = func#1, static devices initialization on the BUS concerned.
2 = func#2, output device initialization on the BUS concerned.
3 = func#3, input device initialization on the BUS concerned.
4 = func#4, IPL device initialization on the BUS concerned.
5 = func#5, general device initialization on the BUS concerned.
6 = func#6, error reporting for the BUS concerned.
7 = func#7, add-on ROM initialization for all BUSes.
8 = func#8, BBS ROM initialization for all BUSes.

The lower nibble ‘Y’ indicates the BUS on which the different routines are being executed. ‘Y’ can be from 0 to 5.

0 = Generic DIM (Device Initialization Manager).
1 = Onboard System devices.
2 = ISA devices.
3 = EISA devices.
4 = ISA PnP devices.
5 = PCI devices.

9.6 ACPI Runtime Checkpoints

ACPI checkpoints are displayed when an ACPI capable operating system either enters or leaves a sleep state. The following table describes the type of checkpoints that may occur during ACPI sleep or wake events:



Checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs from add-in PCI devices.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

9.7 Boot Block Beep Codes

No. of Beeps	Description
1	Insert diskette in floppy drive A:
2	'AMIBOOT.ROM' file not found in root directory of diskette in A:
3	Base Memory error
4	Flash Programming successful
5	Floppy read error
6	Keyboard controller BAT command failed
7	No Flash EPROM detected
8	Floppy controller failure
9	Boot Block BIOS checksum error
10	Flash Erase error
11	Flash Program error
12	'AMIBOOT.ROM' file size error
13	BIOS ROM image mismatch (file layout does not match image present in flash device)

9.8 POST BIOS Beep Codes

No. of Beeps	Description
1	Memory refresh timer error.
2	Parity error in base memory (first 64KB block)
3	Base memory read/write test error
4	Motherboard timer not operational
5	Processor error
6	8042 Gate A20 test error (cannot switch to protected mode)
7	General exception error (processor exception interrupt error)
8	Display memory error (system video adapter)
9	AMIBIOS ROM checksum error
10	CMOS shutdown register read/write error
11	Cache memory test failed

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

9.9 Troubleshooting POST BIOS Beep Codes

No. of Beeps	Description
1, 2 or 3	Reseat the memory, or replace with known good modules.
4-7, 9-11	Fatal error indicating a serious problem with the system. Consult your system manufacturer. Before declaring the motherboard beyond all hope, eliminate the possibility of interference by a malfunctioning add-in card. Remove all expansion cards except the video adapter. - If beep codes are generated when all other expansion cards are absent, consult your system manufacturer's technical support. - If beep codes are not generated when all other expansion cards are absent, one of the add-in cards is causing the malfunction. Insert the cards back into the system one at a time until the problem happens again. This will reveal the malfunctioning card.
8	If the system video adapter is an add-in card, replace or reseat the video adapter. If the video adapter is an integrated part of the system board, the board may be faulty.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Appendix A: **Heatspreaders and Heatsinks**


A.1 **Carrier Board ETX connecter heights** (Hirose FX8/FX8C Receptacles)

For different stacking heights, the receptacles for ETX carrier boards are available in two heights, 3 mm and 9.5 mm. When 3 mm receptacles are chosen, the carrier board should be free of components.

FX8-100S-SV

100-pin board-to-board connector for
3 mm board stacking

This connector can be used with :
- 3 mm through-hole standoffs (SMT type)
- 3 mm threaded standoffs (DIP type)



FX8C-100S-SV5

100-pin board-to-board connector for
9.5 mm board stacking

This connector can be used with :
- 9.5 mm through-hole standoffs (SMT type)
- 9.5 mm threaded standoffs (DIP type)




FX8C/FX8 Common Spec


- Current capacity 0.4 A per pin
- Rated voltage 100 V AC
- Insulation resistance 100 M or greater @ 250 V DC
- Withstand voltage 300 V AC r.m.s.
- Contact resistance 45 m or less @ 100 mA DC
- Insulation PPS resin (Light brown, UL94V-0)
- Contacts phosphor bronze (gold plated contacts and leads)

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000


A.2 Heatspreader Introduction

The function of the heatspreader is to ensure an identical mechanical profile for every ETX module. In this way the thermal solution, that is built on top of the heatspreader is compatible with any ETX module, not just the ETX-NR667.





Remove the protective layer from CPU, Northbridge, and Southbridge pads before placing the heatspreader on the module.




Heatpads for BGA type CPU, Northbridge and Southbridge. The cutout area allows clearance for memory and SATA connectors.


LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000



Heatspreader placed on ETX-NR667.



Heatpads for CPU & North Bridge (from top to bottom):
- Face change (grey)
- Aluminum pad (silver)
- Flexible heat pad (purple)
- Aluminum heatspreader plate (silver)




Heatpads for South Bridge (from top to bottom):
- Protective layer (blue)
- Flexible heat pad (purple)
- Aluminum heatspreader plate (silver)

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000


A.3 Mounting procedures

There are several standard ways to mount an ETX board with heatspreader on a carrier board. ETX boards may be mounted with 9 mm ETX connectors on the carrier board or standard 3 mm connectors. There are also two different types of heatspreaders to choose from: heatspreaders with threaded standoffs which require inserting screws from under the carrier, or top mounting heatspreaders using through-hole heatspreader standoffs and threaded carrier board standoffs.


Top Mounting
3 mm Hirose FX8-100S-SV
Carrier Board Connectors




Bottom Mounting
3 mm Hirose FX8-100S-SV
Carrier Board Connectors



Top Mounting
9 mm Hirose FX8C-100S-SV5
Carrier Board Connectors



Bottom Mounting
9 mm Hirose FX8C-100S-SV5
Carrier Board Connectors



LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000


A.4 Standoff types

For different mounting procedures there are different, readily available standoffs. Note that threaded standoffs are both DIP and SMT type and the through-hole types are all SMT type. Other types not listed can be made available upon request.

33-72000-0030

3 mm through-hole standoff (SMT type)


for HTS-NR667-B with 3 mm Hirose carrier board connectors



33-72011-0030

3 mm threaded standoff (DIP type)


for HTS-NR667-BT with 3 mm Hirose carrier board connectors



33-72007-9P50

9.5 mm through-hole standoff (SMT type)


for HTS-NR667-BT with 9 mm Hirose carrier board connectors



33-72011-9P50

9.5 mm threaded standoff (DIP type)


for HTS-NR667-B with 9 mm Hirose carrier board connectors



Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

A.5 **Heatspreader Dimensions for HTS-NR667-B** (threaded standoffs)

NOTE: Only for BGA type LV and ULV PU's below 15 watts.




- The heatspreader comes with four M2.5 at 12 mm with washer/spacer.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

A.6 **Heatspreader Dimensions for HTS-NR667-BT** (through-hole standoffs)

NOTE: Only for BGA type LV and ULV PU's below 15 watts.




- The heatspreader comes with four M2.5 14mm screws with washer/spacer. If using 9.5 mm standoffs on the carrier board, M2.5 18mm screws with washer/spring are required and must be ordered separately.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

A.7 **THSF-NR667 Series:** High Performance Heatsink with Fan

The THSF-NR667-B (BGA, soldered type CPU) is a high performance heatsink that can easily support CPU types with thermal outputs of up to 35 watts. The fan on the heatsink requires a 12V power source.



Aluminum body, with copper CPU head and 12V high performance fan




THSF-NR667-B installed on ETX-NR667 and ETX-carrier board.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

A.8 **THS-NR667 Series:** Low Profile Heatsinks

The THS-NR667 Heatsink Series (for BGA type CPUs only) are low profile heatsinks that are optimized for reduced height applications. Although the heatsinks are fanless, they still require some airflow to efficiently cool applications. The heatsinks are available in two cooling fin orientations and have both top and bottom mounting options (threaded vs through-hole standoffs).



THSF-NR667-BL heatsink with ETX-NR667



Pads for CPU, Northbridge, and Southbridge



Heatsink mounted on ETX-NR667


NOTE: Only for BGA- type CPU's below 22 watts.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

A.9 Dimensions for THS-NR667 Series

THS-NR667-BL


Heatsink with long fins and threaded standoffs for bottom mounting



Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

THS-NR667-BTL

Heatsink with long fins and and
through-hole standoffs for top mounting



Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

This page intentionally left blank.

Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Important Safety Instructions

For user safety, please read and follow all instructions, warnings, cautions, and notes marked in this manual and on the associated equipment before handling/operating the equipment.

- Read these safety instructions carefully.
- Keep this user's manual for future reference.
- Read the specifications section of this manual for detailed information on the operating environment of this equipment.
- When installing/mounting or uninstalling/removing equipment:

  - Turn off power and unplug any power cords/cables.

- To avoid electrical shock and/or damage to equipment:
  - Keep equipment away from water or liquid sources;
  - Keep equipment away from high heat or high humidity;
  - Keep equipment properly ventilated (do not block or cover ventilation openings);
  - Make sure to use recommended voltage and power source settings;
  - Always install and operate equipment near an easily accessible electrical socket-outlet;
  - Secure the power cord (do not place any object on/over the power cord);
  - Only install/attach and operate equipment on stable surfaces and/or recommended mountings; and,
  - If the equipment will not be used for long periods of time, turn off and unplug the equipment from its power source.
- Never attempt to fix the equipment. Equipment should only be serviced by qualified personnel.
- A Lithium-type battery may be provided for uninterrupted, backup or emergency power.



Risk of explosion if battery is replaced by an incorrect type. Dispose of used batteries according to the instructions.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

- Equipment must be serviced by authorized technicians when:
  - The power cord or plug is damaged;
  - Liquid has penetrated the equipment;
  - It has been exposed to high humidity/moisture;
  - It is not functioning or does not function according to the user's manual;
  - It has been dropped and/or damaged; and/or,
  - It has an obvious sign of breakage.

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

Getting Service

Contact us should you require any service or assistance.

ADLINK Technology, Inc.
Address: 9F, No.166 Jian Yi Road, Zhonghe District
New Taipei City 235, Taiwan
新北市中和區建一路 166 號 9 樓
Tel: +886-2-8226-5877
Fax: +886-2-8226-5717
Email: service@adlinktech.com

Ampro ADLINK Technology, Inc.
Address: 5215 Hellyer Avenue, #110, San Jose, CA 95138, USA
Tel: +1-408-360-0200
Toll Free: +1-800-966-5200 (USA only)
Fax: +1-408-360-0222
Email: info@adlinktech.com

ADLINK Technology (China) Co., Ltd.
Address: 上海市浦东新区张江高科技园区芳春路 300 号 (201203)
300 Fang Chun Rd., Zhangjiang Hi-Tech Park,
Pudong New Area, Shanghai, 201203 China
Tel: +86-21-5132-8988
Fax: +86-21-5132-3588
Email: market@adlinktech.com

ADLINK Technology Beijing
Address: 北京市海淀区上地东路 1 号盈创动力大厦 E 座 801 室(100085)
Rm. 801, Power Creative E, No. 1, B/D
Shang Di East Rd., Beijing, 100085 China
Tel: +86-10-5885-8666
Fax: +86-10-5885-8625
Email: market@adlinktech.com

ADLINK Technology Shenzhen
Address: 深圳市南山区科技园南区高新南七道 数字技术园
A1 栋 2 楼 C 区 (518057)
2F, C Block, Bldg. A1, Cyber-Tech Zone, Gao Xin Ave. Sec. 7,
High-Tech Industrial Park S., Shenzhen, 518054 China
Tel: +86-755-2643-4858
Fax: +86-755-2664-6353
Email: market@adlinktech.com

ADLINK Technology (Europe) GmbH
Address: Nord Carree 3, 40477 Duesseldorf, Germany
Tel: +49-211-495-5552
Fax: +49-211-495-5557
Email: emea@adlinktech.com

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000

ADLINK Technology, Inc. (French Liaison Office)
Address: 15 rue Emile Baudot, 91300 Massy CEDEX, France
Tel: +33 (0) 1 60 12 35 66
Fax: +33 (0) 1 60 12 35 66
Email: france@adlinktech.com

ADLINK Technology Japan Corporation
Address: 〒101-0045 東京都千代田区神田鍛冶町 3-7-4
神田 374 ビル 4F
KANDA374 Bldg. 4F, 3-7-4 Kanda Kajicho,
Chiyoda-ku, Tokyo 101-0045, Japan
Tel: +81-3-4455-3722
Fax: +81-3-5209-6013
Email: japan@adlinktech.com

ADLINK Technology, Inc. (Korean Liaison Office)
Address: 서울시 서초구 서초동 1675-12 모인터빌딩 8 층
8F Mointer B/D,1675-12, Seocho-Dong, Seocho-Gu,
Seoul 137-070, Korea
Tel: +82-2-2057-0565
Fax: +82-2-2057-0563
Email: korea@adlinktech.com

ADLINK Technology Singapore Pte. Ltd.
Address: 84 Genting Lane #07-02A, Cityneon Design Centre,
Singapore 349584
Tel: +65-6844-2261
Fax: +65-6844-2263
Email: singapore@adlinktech.com

ADLINK Technology Singapore Pte. Ltd. (Indian Liaison Office)
Address: 1st Floor, #50-56 (Between 16th/17th Cross) Margosa Plaza,
Margosa Main Road, Malleswaram, Bangalore-560055, India
Tel: +91-80-65605817, +91-80-42246107
Fax: +91-80-23464606
Email: india@adlinktech.com

ADLINK Technology, Inc. (Israeli Liaison Office)
Address: 6 Hasadna St., Kfar Saba 44424, Israel
Tel: +972-9-7446541
Fax: +972-9-7446542
Email: israel@adlinktech.com

LRI Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000



Distribuída no Brasil pela LRI | vendas@lri.com.br | 51 2129-3000